JPS5685127A - Digital signal processor - Google Patents
Digital signal processorInfo
- Publication number
- JPS5685127A JPS5685127A JP16075279A JP16075279A JPS5685127A JP S5685127 A JPS5685127 A JP S5685127A JP 16075279 A JP16075279 A JP 16075279A JP 16075279 A JP16075279 A JP 16075279A JP S5685127 A JPS5685127 A JP S5685127A
- Authority
- JP
- Japan
- Prior art keywords
- clock
- delay
- units
- signal processor
- same
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Detection And Prevention Of Errors In Transmission (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16075279A JPS5685127A (en) | 1979-12-13 | 1979-12-13 | Digital signal processor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16075279A JPS5685127A (en) | 1979-12-13 | 1979-12-13 | Digital signal processor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5685127A true JPS5685127A (en) | 1981-07-11 |
| JPS624024B2 JPS624024B2 (cg-RX-API-DMAC7.html) | 1987-01-28 |
Family
ID=15721688
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16075279A Granted JPS5685127A (en) | 1979-12-13 | 1979-12-13 | Digital signal processor |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5685127A (cg-RX-API-DMAC7.html) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5821954A (ja) * | 1981-08-03 | 1983-02-09 | Iwatsu Electric Co Ltd | ボタン電話装置における受信方式 |
| JPS61139139A (ja) * | 1984-12-11 | 1986-06-26 | Toshiba Corp | 半導体装置の同期化方法およびこれに用いる半導体装置 |
| JPS62276935A (ja) * | 1986-01-07 | 1987-12-01 | Fujitsu Ltd | 多重化装置 |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4838004A (cg-RX-API-DMAC7.html) * | 1971-09-08 | 1973-06-05 | ||
| JPS5040204A (cg-RX-API-DMAC7.html) * | 1973-08-15 | 1975-04-12 |
-
1979
- 1979-12-13 JP JP16075279A patent/JPS5685127A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4838004A (cg-RX-API-DMAC7.html) * | 1971-09-08 | 1973-06-05 | ||
| JPS5040204A (cg-RX-API-DMAC7.html) * | 1973-08-15 | 1975-04-12 |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5821954A (ja) * | 1981-08-03 | 1983-02-09 | Iwatsu Electric Co Ltd | ボタン電話装置における受信方式 |
| JPS61139139A (ja) * | 1984-12-11 | 1986-06-26 | Toshiba Corp | 半導体装置の同期化方法およびこれに用いる半導体装置 |
| JPS62276935A (ja) * | 1986-01-07 | 1987-12-01 | Fujitsu Ltd | 多重化装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS624024B2 (cg-RX-API-DMAC7.html) | 1987-01-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5650439A (en) | Binary multiplier cell circuit | |
| JPS5685127A (en) | Digital signal processor | |
| JPS5550734A (en) | Programmable delay integrated circuit element | |
| JPS5559579A (en) | Sequence controller | |
| JPS5647846A (en) | Parity check system | |
| JPS5587201A (en) | Double system controller | |
| JPS5276837A (en) | Buffer register transfer control | |
| JPS5572261A (en) | Logic unit | |
| JPS57191753A (en) | Register controlling system | |
| JPS5572264A (en) | Information processor | |
| JPS51113431A (en) | Coupling control system between input-output buses | |
| JPS6476221A (en) | Logical operating circuit | |
| JPS5682927A (en) | Method and device for inputting and outputting data | |
| JPS56106451A (en) | Multiplication/isolation circuit | |
| JPS55154663A (en) | Convolution operating system | |
| JPS6473911A (en) | Digital filter | |
| JPS5373047A (en) | Generation circuit for timing signal | |
| JPS5213742A (en) | Division operation system in a digital processing unit | |
| JPS54149438A (en) | Sequence control circuit | |
| JPS52119144A (en) | Digital input-output device | |
| JPS5599660A (en) | Trigger method for digital logic signal analyzer | |
| JPS52126132A (en) | Control system of terminal apparatus | |
| JPS5413237A (en) | Interface circuit | |
| JPS5562373A (en) | Logic circuit test unit | |
| JPS5286758A (en) | High accurate digital delay circuit |