JPS5550734A - Programmable delay integrated circuit element - Google Patents

Programmable delay integrated circuit element

Info

Publication number
JPS5550734A
JPS5550734A JP12381978A JP12381978A JPS5550734A JP S5550734 A JPS5550734 A JP S5550734A JP 12381978 A JP12381978 A JP 12381978A JP 12381978 A JP12381978 A JP 12381978A JP S5550734 A JPS5550734 A JP S5550734A
Authority
JP
Japan
Prior art keywords
delay
register
output
data
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP12381978A
Other languages
Japanese (ja)
Inventor
Kenji Baba
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP12381978A priority Critical patent/JPS5550734A/en
Publication of JPS5550734A publication Critical patent/JPS5550734A/en
Pending legal-status Critical Current

Links

Landscapes

  • Pulse Circuits (AREA)

Abstract

PURPOSE: To enable to immediately supply the output signal of delay amount instructed with external instruction, by providing 2n-1 sets of dely icrcuits in cascade connection and register of n-bit.
CONSTITUTION: One input and one output delay circuits 101∼355 of the same type in 2n-1=255 (n=8) stage connection, and the register 6 in n=8 bits are provided. In the programmable delay integrated circuit element, the data in 8-bits fed to the data input terminals 7∼14 can be latched to the register 6 with the write-in control signal to the control signal input terminal 15 in arbitrary time, the data is fed to the multiplexer 2, the input to the signal input terminal 1, output of the circuits 101∼ 355, and one of 256 signals are outputted to the output terminal. In this case, the delay time per one stage of delay circuit is taken as t second, the multiplexer 2 can arbitrarily select the delay of 0∼255 seconds in t second unit depending on the content of the register 6.
COPYRIGHT: (C)1980,JPO&Japio
JP12381978A 1978-10-06 1978-10-06 Programmable delay integrated circuit element Pending JPS5550734A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12381978A JPS5550734A (en) 1978-10-06 1978-10-06 Programmable delay integrated circuit element

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12381978A JPS5550734A (en) 1978-10-06 1978-10-06 Programmable delay integrated circuit element

Publications (1)

Publication Number Publication Date
JPS5550734A true JPS5550734A (en) 1980-04-12

Family

ID=14870125

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12381978A Pending JPS5550734A (en) 1978-10-06 1978-10-06 Programmable delay integrated circuit element

Country Status (1)

Country Link
JP (1) JPS5550734A (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61131611A (en) * 1984-11-29 1986-06-19 Fujitsu Ltd Phase adjusting circuit of clock pulse
JPS6329823A (en) * 1986-07-23 1988-02-08 Nec Corp Data resetting circuit
JPS6356828U (en) * 1986-09-30 1988-04-15
JPH01290198A (en) * 1988-05-17 1989-11-22 Fujitsu Ltd Semiconductor integrated circuit
EP0384595A2 (en) * 1989-02-22 1990-08-29 Stc Plc Digital phase shifter
JPH0743551U (en) * 1991-05-30 1995-08-22 富士通株式会社 Clock pulse phase adjustment circuit

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61131611A (en) * 1984-11-29 1986-06-19 Fujitsu Ltd Phase adjusting circuit of clock pulse
JPS6329823A (en) * 1986-07-23 1988-02-08 Nec Corp Data resetting circuit
JPS6356828U (en) * 1986-09-30 1988-04-15
JPH01290198A (en) * 1988-05-17 1989-11-22 Fujitsu Ltd Semiconductor integrated circuit
EP0384595A2 (en) * 1989-02-22 1990-08-29 Stc Plc Digital phase shifter
EP0384595A3 (en) * 1989-02-22 1991-01-09 Stc Plc Digital phase shifter
JPH0743551U (en) * 1991-05-30 1995-08-22 富士通株式会社 Clock pulse phase adjustment circuit

Similar Documents

Publication Publication Date Title
JPS5516520A (en) Digital signal mixer
JPS5326175A (en) Electronic watch
JPS5550734A (en) Programmable delay integrated circuit element
JPS57117184A (en) Non-volatile memory circuit for portable electronic device
JPS56137776A (en) Ghost eliminating device
JPS5696350A (en) Memory extension system
JPS5444480A (en) Package for integrated circuit
JPS523353A (en) Integrated logic circuit
JPS5570754A (en) Large scale integrated circuit element
JPS54144830A (en) Data memory unit
JPS5492358A (en) Electronic watch
JPS54101238A (en) Parity circuit
JPS5572261A (en) Logic unit
JPS5217732A (en) Integrated circuit unit
JPS5373047A (en) Generation circuit for timing signal
JPS55157036A (en) Processing circuit for digital signal
JPS5568726A (en) Oscillation preventing circuit for digital filter
JPS54107664A (en) Programmable counter
JPS53121402A (en) Control unit for memory circuit
JPS5534741A (en) Micro computer input circuit
JPS56106451A (en) Multiplication/isolation circuit
JPS5469045A (en) Output control system
JPS5286758A (en) High accurate digital delay circuit
JPS5487141A (en) Digital output unit
JPS52120874A (en) Electronic digital timepiece