JPS5568726A - Oscillation preventing circuit for digital filter - Google Patents
Oscillation preventing circuit for digital filterInfo
- Publication number
- JPS5568726A JPS5568726A JP14317978A JP14317978A JPS5568726A JP S5568726 A JPS5568726 A JP S5568726A JP 14317978 A JP14317978 A JP 14317978A JP 14317978 A JP14317978 A JP 14317978A JP S5568726 A JPS5568726 A JP S5568726A
- Authority
- JP
- Japan
- Prior art keywords
- register
- signal
- output
- digital
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/04—Recursive filters
- H03H17/0461—Quantisation; Rounding; Truncation; Overflow oscillations or limit cycles eliminating measures
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Mathematical Physics (AREA)
- Analogue/Digital Conversion (AREA)
- Complex Calculations (AREA)
Abstract
PURPOSE:To prevent the oscillation caused when the overflow occurs for the device by holding the signal of the highest-rank bit among the output signals and at the same time feeding the other signals back to the input side of the device in the form of the normal complement display signal after the bit shifting. CONSTITUTION:The digital signal supplied from terminal 1 is held at register 2 and also supplied to multiplier 3 to be multiplied by the signal sent from ROM4. And the output is added in the digital way with the output given from register 6 at adder 5 and then sent to shift register 7 and register 8. In other words, the signal of the highest-rank bit is held at register 8 among the digital output signals of adder 5, and other signals undergo the bit shift at register 7. The output of registers 7 and 8 are supplied to register 9 and then turned into the digital signal of the complement display of normal 2 to be fed back to the input side of the device as well as to be delivered to the D/A converter. As a result, the oscillation can be prevented when the device has an overflow.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14317978A JPS5568726A (en) | 1978-11-20 | 1978-11-20 | Oscillation preventing circuit for digital filter |
US06/095,554 US4321685A (en) | 1978-11-20 | 1979-11-19 | Circuit for reducing the limit cycle in a digital filter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14317978A JPS5568726A (en) | 1978-11-20 | 1978-11-20 | Oscillation preventing circuit for digital filter |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5568726A true JPS5568726A (en) | 1980-05-23 |
JPS6139767B2 JPS6139767B2 (en) | 1986-09-05 |
Family
ID=15332726
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14317978A Granted JPS5568726A (en) | 1978-11-20 | 1978-11-20 | Oscillation preventing circuit for digital filter |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5568726A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63209209A (en) * | 1987-02-25 | 1988-08-30 | Yamaha Corp | Digital signal processing circuit |
US5984790A (en) * | 1997-08-13 | 1999-11-16 | Nsk Ltd. | Universal joint |
-
1978
- 1978-11-20 JP JP14317978A patent/JPS5568726A/en active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63209209A (en) * | 1987-02-25 | 1988-08-30 | Yamaha Corp | Digital signal processing circuit |
US5984790A (en) * | 1997-08-13 | 1999-11-16 | Nsk Ltd. | Universal joint |
Also Published As
Publication number | Publication date |
---|---|
JPS6139767B2 (en) | 1986-09-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS53112040A (en) | Shift register circuit | |
JPS5245980A (en) | Digital electronic watch | |
JPS5568726A (en) | Oscillation preventing circuit for digital filter | |
GB1458902A (en) | Digital recursive filter apparatus | |
JPS5550734A (en) | Programmable delay integrated circuit element | |
JPS5453848A (en) | Delay circuit of digital filter | |
JPS561697A (en) | Mixing process circuit for digital signal | |
JPS53138667A (en) | A/d converter circuit | |
JPS56106451A (en) | Multiplication/isolation circuit | |
JPS5685127A (en) | Digital signal processor | |
JPS57194378A (en) | Test circuit of electronic clock | |
JPS52142552A (en) | Digital electronic timepiece | |
JPS55164942A (en) | Division circuit | |
JPS57113617A (en) | Clock pulse width setting circuit | |
JPS5642869A (en) | Motion picture/still picture separator | |
JPS5212868A (en) | Automatic synchronizing signal generating circuit | |
JPS5435720A (en) | Sound source circuit | |
JPS5617435A (en) | Dividing circuit device | |
JPS5456326A (en) | Digital circuit device | |
JPS5316540A (en) | Bus switching unit for electronic computer | |
JPS55154663A (en) | Convolution operating system | |
JPS5365648A (en) | Digital fsk | |
JPS57190424A (en) | Counter | |
JPS5335450A (en) | Electronic unit | |
JPS5768929A (en) | Flip-flop circuit |