JPS6476221A - Logical operating circuit - Google Patents

Logical operating circuit

Info

Publication number
JPS6476221A
JPS6476221A JP23395987A JP23395987A JPS6476221A JP S6476221 A JPS6476221 A JP S6476221A JP 23395987 A JP23395987 A JP 23395987A JP 23395987 A JP23395987 A JP 23395987A JP S6476221 A JPS6476221 A JP S6476221A
Authority
JP
Japan
Prior art keywords
carry
circuits
generating
functions
outputs
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP23395987A
Other languages
Japanese (ja)
Inventor
Mikio Yamagishi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP23395987A priority Critical patent/JPS6476221A/en
Publication of JPS6476221A publication Critical patent/JPS6476221A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To shorten the transmission delay time of a carry signal in an arithmetic and logic operating unit, etc., and to cause the operating speed to be high by providing plural adding circuits, first, second and third carry generating circuits and an output selecting circuit. CONSTITUTION:Carry generating functions G3-G15 of adding circuits ADD 0-ADD3 outputs and carry propagating functions P3-P15 are supplied to a carry generating circuit CGO (the first carry generating circuit). Carry generating functions G19-G31 of adding circuits Add4-Add7 outputs and carry propagating functions P19-P31 are supplied to carry generating circuits CG11 and 12 (the second and third carry generating circuits. The carry signals to be supplied to a carry input terminal C of the circuits CG11 and 12 are respectively fixed to logic 1 and 0. Next, the carry signals of the circuits CG11 and 12 outputs are inputted to an output selecting circuit SEL and selectively transmitted according to the carry signal outputted from the carry generating circuit of a low order. Then, the transmission delay time of the carry signal is shortened and the operating speed can be made high.
JP23395987A 1987-09-18 1987-09-18 Logical operating circuit Pending JPS6476221A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23395987A JPS6476221A (en) 1987-09-18 1987-09-18 Logical operating circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23395987A JPS6476221A (en) 1987-09-18 1987-09-18 Logical operating circuit

Publications (1)

Publication Number Publication Date
JPS6476221A true JPS6476221A (en) 1989-03-22

Family

ID=16963308

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23395987A Pending JPS6476221A (en) 1987-09-18 1987-09-18 Logical operating circuit

Country Status (1)

Country Link
JP (1) JPS6476221A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03150630A (en) * 1989-11-08 1991-06-27 Matsushita Electric Ind Co Ltd Look ahead carry generating circuit
KR100520591B1 (en) * 1996-10-29 2006-01-27 마츠시타 덴끼 산교 가부시키가이샤 Adder circuit and associated layout structure
US20150087856A1 (en) * 2012-04-02 2015-03-26 Takasago International Corporation Melanin production inhibitor

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03150630A (en) * 1989-11-08 1991-06-27 Matsushita Electric Ind Co Ltd Look ahead carry generating circuit
KR100520591B1 (en) * 1996-10-29 2006-01-27 마츠시타 덴끼 산교 가부시키가이샤 Adder circuit and associated layout structure
US20150087856A1 (en) * 2012-04-02 2015-03-26 Takasago International Corporation Melanin production inhibitor

Similar Documents

Publication Publication Date Title
ES8304678A1 (en) High reliability duplicated clock device.
JPS56147260A (en) Lsi for digital signal processing
TW344030B (en) Integrated circuit having Schmitt input circuits
JPS6476221A (en) Logical operating circuit
TW257906B (en) ECL differential multiplexing circuit
JPS5446463A (en) Pre-scaler
JPS5685127A (en) Digital signal processor
JPS57198593A (en) Memory circuit
JPS6432647A (en) Semiconductor integrated circuit device
JPS5572261A (en) Logic unit
JPS6442720A (en) Clock generating circuit
JPS5698030A (en) Odd dividing circuit
JPS56138328A (en) Frequency multiplying circuit
JPS6486271A (en) Accumulator
JPS57116431A (en) Programmable logic array
JPS56137748A (en) Mutliplexing circuit
JPS6412331A (en) Arithmetic circuit
JPS5761326A (en) Double frequency generating circuit
JPS5497301A (en) Signal transmission system
JPS57201936A (en) Integrated logical circuit
JPS6426992A (en) Function generating circuit
JPS6441516A (en) Latch circuit
JPS56106451A (en) Multiplication/isolation circuit
JPS6410391A (en) Condition change detecting device
JPS5447450A (en) Arthmetic circuit