JP7282821B2 - チップ、回路基板、回路基板アセンブリ及び電子機器 - Google Patents
チップ、回路基板、回路基板アセンブリ及び電子機器 Download PDFInfo
- Publication number
- JP7282821B2 JP7282821B2 JP2021044597A JP2021044597A JP7282821B2 JP 7282821 B2 JP7282821 B2 JP 7282821B2 JP 2021044597 A JP2021044597 A JP 2021044597A JP 2021044597 A JP2021044597 A JP 2021044597A JP 7282821 B2 JP7282821 B2 JP 7282821B2
- Authority
- JP
- Japan
- Prior art keywords
- pad
- region
- pads
- edge
- chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/07—Structure, shape, material or disposition of the bonding areas after the connecting process
- H01L24/09—Structure, shape, material or disposition of the bonding areas after the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0501—Shape
- H01L2224/05012—Shape in top view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05553—Shape in top view being rectangular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05555—Shape in top view being circular or elliptic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0605—Shape
- H01L2224/06051—Bonding areas having different shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06131—Square or rectangular array being uniform, i.e. having a uniform pitch across the array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06132—Square or rectangular array being non uniform, i.e. having a non uniform pitch across the array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06133—Square or rectangular array with a staggered arrangement, e.g. depopulated array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0615—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry
- H01L2224/06152—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry being non uniform, i.e. having a non uniform pitch across the array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0616—Random array, i.e. array with no symmetry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/06177—Combinations of arrays with different layouts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/06179—Corner adaptations, i.e. disposition of the bonding areas at the corners of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/07—Structure, shape, material or disposition of the bonding areas after the connecting process
- H01L2224/09—Structure, shape, material or disposition of the bonding areas after the connecting process of a plurality of bonding areas
- H01L2224/0905—Shape
- H01L2224/09051—Bonding areas having different shapes
- H01L2224/09055—Bonding areas having different shapes of their bonding interfaces
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/07—Structure, shape, material or disposition of the bonding areas after the connecting process
- H01L2224/09—Structure, shape, material or disposition of the bonding areas after the connecting process of a plurality of bonding areas
- H01L2224/091—Disposition
- H01L2224/0912—Layout
- H01L2224/0913—Square or rectangular array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/165—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3512—Cracking
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Geometry (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Structure Of Printed Boards (AREA)
Description
前記複数のパッドは、第1パッドと、第2パッドと、を含み、前記基板は、中央領域と、前記中央領域を囲むエッジ領域と、を含み、前記第1パッドは、前記エッジ領域に設けられ、前記第2パッドは、前記中央領域に設けられている。
前記チップ、又は
前記回路基板アセンブリを含む。
及び/又は、前記第1パッドは、多角形溶接領域を含む。
及び/又は、前記第1パッドは、五角形溶接領域と、前記五角形溶接領域に接続される弓形溶接領域と、を含む。
及び/又は、前記第1パッドは、三角形溶接領域と、前記三角形溶接領域に接続される弓形溶接領域と、を含む。
及び/又は、前記第5パッドは、多角形溶接領域を含む。
及び/又は、前記第5パッドは、五角形溶接領域と、前記五角形溶接領域に接続される弓形溶接領域と、を含む。
及び/又は、前記第5パッドは、三角形溶接領域と、前記三角形溶接領域に接続される弓形溶接領域と、を含む。
本発明は、チップ基板を中央領域及びエッジ領域に分割するとともに、複数のパッドを基板のエッジ領域に設けられる第1パッドと、基板の中央領域に設けられている第2パッドと、に分割することにより、第1パッドの直線エッジが基板の外周エッジからの応力を分担することができる。上記のような構成を設置することによって、基板の異なる領域に位置する各パッドが応力に対して抵抗する能力を強化させ、パッド自身の構造の強度及びパッドと半田ボールとの溶接強度を向上させ、テスト及び使用の過程において衝撃や落下などによるパッドや半田ボールの破壊を防止し、チップ、回路基板、回路基板アセンブリ及び電子機器の使用寿命を延長することができる。
Claims (25)
- チップであって、
前記チップは、基板と、前記基板上に設けられる複数のパッドと、を含み、
前記パッドのそれぞれには、半田ボールが溶接されており、
前記複数のパッドは、第1パッドと、第2パッドと、を含み、
前記基板は、中央領域と、前記中央領域を囲むエッジ領域と、を含み、
前記第1パッドが前記エッジ領域に設けられ、前記第2パッドが前記中央領域に設けられ、
前記第1パッドは、多角形溶接領域と、前記多角形溶接領域に接続される弓形溶接領域と、を含み、
前記多角形溶接領域は、前記弓形溶接領域と前記基板のエッジとの間に設けられ、
前記エッジ領域は、直線エッジサブ領域と、隣接する2つの前記直線エッジサブ領域を接続させるコーナーエッジサブ領域と、を含み、
前記直線エッジサブ領域及び前記コーナーエッジサブ領域には、それぞれ前記第1パッドが設けられ、
前記複数の第1パッドは、前記直線エッジサブ領域にアレイ状に設けられ、
前記直線エッジサブ領域に設けられる前記第1パッドのアレイ方向は、第2横方向及び第2縦方向を含み、
前記直線エッジサブ領域に設けられる少なくとも二つの前記第1パッドは、前記第2横方向に平行する第3直線辺と、前記第2縦方向に平行する第4直線辺と、を含む
ことを特徴とするチップ。 - 前記複数の第1パッドは、前記コーナーエッジサブ領域にアレイ状に設けられ、
前記コーナーエッジサブ領域に設けられる前記第1パッドのアレイ方向は、第1横方向及び第1縦方向を含む
ことを特徴とする請求項1に記載のチップ。 - 前記第1パッドの前記第1縦方向の行数は、2行以上である
ことを特徴とする請求項2に記載のチップ。 - 前記コーナーエッジサブ領域は、前記基板の隣接する2つのエッジと、前記基板の2つのエッジにより形成される角度と、を含み、
前記第1縦方向は、前記角度の中心線に平行する
ことを特徴とする請求項2に記載のチップ。 - 前記コーナーエッジサブ領域に設けられている前記第1パッドは、
前記第1横方向に平行する第1直線辺と、
前記第1縦方向に平行する第2直線辺と、を含む
ことを特徴とする請求項2に記載のチップ。 - 前記第2パッドは、円形溶接領域を含む
ことを特徴とする請求項1に記載のチップ。 - 前記第1パッド及び前記第2パッドの面積が等しい
ことを特徴とする請求項1に記載のチップ。 - 回路基板アセンブリであって、
前記回路基板アセンブリは、メイン基板と、請求項1から請求項7のうちいずれか1項に記載のチップと、を含み、
前記チップは、前記メイン基板に組み立てられ、
前記メイン基板には、前記第1パッドに一対一で対応するように電気的に接続される第3パッドと、前記第2パッドに一対一で対応するように電気的に接続される第4パッド、が設けられ、
対応する前記第1パッドと前記第3パッドの構造が同じであり、
対応する前記第2パッドと前記第4パッドの構造が同じである
ことを特徴とする回路基板アセンブリ。 - 前記メイン基板と前記チップとの間に設けられる接着剤充填層をさらに含み、
前記接着剤充填層は、それぞれ前記第1パッド及び前記第3パッドに接着され、
前記接着剤充填層は、それぞれ前記第2パッド及び前記第4パッドに接着される
ことを特徴とする請求項8に記載の回路基板アセンブリ。 - 電子機器であって、
前記電子機器は、請求項1から請求項7のうちいずれか1項に記載のチップを含み、或いは、請求項8又は請求項9に記載の回路基板アセンブリを含む
ことを特徴とする電子機器。 - チップであって、
前記チップは、チップ基板と、前記チップ基板に設けられる複数のパッドと、を含み、
前記複数のパッドは、第1パッドと、第2パッドと、を含み、
前記チップ基板は、中央領域と、前記中央領域を囲むエッジ領域と、を含み、
前記第1パッドが前記エッジ領域に設けられ、前記第2パッドが前記中央領域に設けられ、
前記第1パッドは、前記チップ基板のエッジに近接する少なくとも二つの直線エッジを含み、
前記少なくとも二つの直線エッジは、前記チップ基板のエッジに平行する
ことを特徴とするチップ。 - 同一の前記チップ基板のエッジに平行する前記直線エッジは、同一線上に位置する
ことを特徴とする請求項11に記載のチップ。 - 前記第1パッドと前記第2パッドの面積が同じである
ことを特徴とする請求項11に記載のチップ。 - 前記エッジ領域は、直線エッジサブ領域と、隣接する2つの前記直線エッジサブ領域を接続させるコーナーエッジサブ領域と、を含み、
前記少なくとも1つの第1パッドは、前記コーナーエッジサブ領域にアレイ状に設けられ、
前記コーナーエッジサブ領域に設けられる前記第1パッドの少なくとも1つの直線エッジは、前記チップ基板のエッジに対して45°の角度をなす
ことを特徴とする請求項11に記載のチップ。 - 前記エッジ領域は、
前記チップ基板のエッジに近接する外周領域と、それぞれ前記外周領域及び前記中央領域に接続される遷移領域と、を含む
ことを特徴とする請求項11に記載のチップ。 - 前記第1パッドは、矩形溶接領域と、前記矩形溶接領域に接続される弓形溶接領域と、を含み、
及び/又は、前記第1パッドは、多角形溶接領域を含み、
及び/又は、前記第1パッドは、五角形溶接領域と、前記五角形溶接領域に接続される弓形溶接領域と、を含み、
及び/又は、前記第1パッドは、三角形溶接領域と、前記三角形溶接領域に接続される弓形溶接領域と、を含む
ことを特徴とする請求項11に記載のチップ。 - 前記第2パッドは、円形溶接領域及び/又は多角形溶接領域を含む
ことを特徴とする請求項16に記載のチップ。 - 回路基板であって、
前記回路基板は、電気回路基板と、前記電気回路基板に設けられる複数のパッドと、を含み、
前記複数のパッドは、第5パッドと、第6パッドと、を含み、
前記電気回路基板は、中央領域と、前記中央領域を囲むエッジ領域と、を含み、
前記第5パッドが前記エッジ領域に設けられ、前記第6パッドが前記中央領域に設けられ、
前記第5パッドは、前記電気回路基板のエッジに近接する少なくとも二つの直線エッジを含み、
前記少なくとも二つの直線エッジは、前記電気回路基板のエッジに平行する
ことを特徴とする回路基板。 - 同一の前記電気回路基板のエッジに平行する前記直線エッジは、同一線上に位置する
ことを特徴とする請求項18に記載の回路基板。 - 前記第5パッドと前記第6パッドの面積が同じである
ことを特徴とする請求項18に記載の回路基板。 - 前記エッジ領域は、直線エッジサブ領域と、隣接する2つの前記直線エッジサブ領域を接続させるコーナーエッジサブ領域と、を含み、
前記少なくとも1つの第5パッドは、前記コーナーエッジサブ領域にアレイ状に設けられ、
前記コーナーエッジサブ領域に設けられる前記第5パッドの少なくとも1つの直線エッジは、前記電気回路基板のエッジに対して45°の角度をなす
ことを特徴とする請求項18に記載の回路基板。 - 前記エッジ領域は、
前記電気回路基板のエッジに近接する外周領域と、それぞれ前記外周領域及び前記中央領域に接続される遷移領域と、を含む
ことを特徴とする請求項18に記載の回路基板。 - 前記第5パッドは、矩形溶接領域と、前記矩形溶接領域に接続される弓形溶接領域と、を含み、
及び/又は、前記第5パッドは、多角形溶接領域を含み、
及び/又は、前記第5パッドは、五角形溶接領域と、前記五角形溶接領域に接続される弓形溶接領域と、を含み、
及び/又は、前記第5パッドは、三角形溶接領域と、前記三角形溶接領域に接続される弓形溶接領域と、を含む
ことを特徴とする請求項18に記載の回路基板。 - 前記第6パッドは、円形溶接領域及び/又は多角形溶接領域を含む
ことを特徴とする請求項23に記載の回路基板。 - 電子機器であって、
請求項11から請求項17のうちいずれか1項に記載のチップと、
請求項18から請求項24のうちいずれか1項に記載の回路基板と、を含む
ことを特徴とする電子機器。
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202020412004 | 2020-03-26 | ||
CN202020412004.1 | 2020-03-26 | ||
CN202010653932.1A CN111863759A (zh) | 2020-03-26 | 2020-07-08 | 芯片、电路板、电路板组件及电子设备 |
CN202010653932.1 | 2020-07-08 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2021158354A JP2021158354A (ja) | 2021-10-07 |
JP7282821B2 true JP7282821B2 (ja) | 2023-05-29 |
Family
ID=73152561
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2021044597A Active JP7282821B2 (ja) | 2020-03-26 | 2021-03-18 | チップ、回路基板、回路基板アセンブリ及び電子機器 |
Country Status (5)
Country | Link |
---|---|
US (1) | US11600584B2 (ja) |
EP (1) | EP3890004A1 (ja) |
JP (1) | JP7282821B2 (ja) |
KR (1) | KR102599444B1 (ja) |
CN (2) | CN212303653U (ja) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2020043170A1 (en) * | 2018-08-31 | 2020-03-05 | Changxin Memory Technologies, Inc. | Arrangement of bond pads on an integrated circuit chip |
CN212303653U (zh) | 2020-03-26 | 2021-01-05 | 北京小米移动软件有限公司 | 芯片、电路板、电路板组件及电子设备 |
CN113921491A (zh) * | 2020-07-08 | 2022-01-11 | 北京小米移动软件有限公司 | 芯片、电路板及电子设备 |
KR20220127671A (ko) * | 2021-03-11 | 2022-09-20 | 삼성전자주식회사 | 반도체 패키지 |
CN114531772A (zh) * | 2022-01-25 | 2022-05-24 | 日月光半导体制造股份有限公司 | 电子系统以及电子系统的跌落测试方法 |
CN116779584B (zh) * | 2023-08-21 | 2023-11-03 | 湖南大学 | 一种低芯片温度梯度的功率半导体模块封装结构及方法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009218233A (ja) | 2008-03-06 | 2009-09-24 | Nec Corp | 半導体装置及びその製造方法 |
US20110108981A1 (en) | 2009-11-10 | 2011-05-12 | Maxim Integrated Products, Inc. | Redistribution layer enhancement to improve reliability of wafer level packaging |
JP2019071345A (ja) | 2017-10-10 | 2019-05-09 | 日立オートモティブシステムズ株式会社 | 電子制御装置 |
Family Cites Families (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0993764A (ja) * | 1995-09-21 | 1997-04-04 | Toyota Motor Corp | ワイヤーハーネスの取り付け装置 |
JP3758289B2 (ja) | 1997-04-11 | 2006-03-22 | 株式会社デンソー | 表面実装素子の電極構造 |
JPH10335796A (ja) | 1997-05-29 | 1998-12-18 | Canon Inc | 回路基板と電子回路装置、及びその製造方法、及びその接合部の検査方法 |
JP2000031631A (ja) | 1998-07-13 | 2000-01-28 | Nec Corp | プリント配線板 |
GB2344550A (en) | 1998-12-09 | 2000-06-14 | Ibm | Pad design for electronic package |
JP2000269271A (ja) | 1999-03-16 | 2000-09-29 | Toshiba Corp | 半導体回路装置およびその製造方法 |
JP3334798B2 (ja) | 1999-11-01 | 2002-10-15 | 日本電気株式会社 | Bga型半導体装置 |
US6429390B1 (en) | 2001-03-12 | 2002-08-06 | International Business Machines Corporation | Structure and method for forming the same of a printed wiring board having built-in inspection aids |
US20030054589A1 (en) | 2001-09-17 | 2003-03-20 | Sony Corporation | Method of improving mount assembly in a multilayer PCB's |
JP2005026312A (ja) | 2003-06-30 | 2005-01-27 | Hitachi Metals Ltd | 高周波電子部品およびその実装方法 |
JP2006210851A (ja) * | 2005-01-31 | 2006-08-10 | Toshiba Corp | 回路基板 |
DE102006041464A1 (de) * | 2006-09-02 | 2008-03-06 | Lanxess Deutschland Gmbh | Vulkanisierbare Zusammensetzung auf Basis von Ethylen-Vinylacetat Copolymeren, deren Herstellung und Verwendung zur Herstellung von Artikeln mit gummielastomeren Eigenschaften |
JP5043563B2 (ja) | 2007-08-29 | 2012-10-10 | 新光電気工業株式会社 | 配線基板及びその製造方法 |
TW200921868A (en) | 2007-11-07 | 2009-05-16 | Advanced Semiconductor Eng | Substrate structure |
US7979813B2 (en) | 2009-01-15 | 2011-07-12 | Micrel, Inc. | Chip-scale package conversion technique for dies |
US8716868B2 (en) | 2009-05-20 | 2014-05-06 | Panasonic Corporation | Semiconductor module for stacking and stacked semiconductor module |
JP5340047B2 (ja) | 2009-06-12 | 2013-11-13 | パナソニック株式会社 | 半導体集積回路装置 |
WO2012107978A1 (ja) | 2011-02-09 | 2012-08-16 | パナソニック株式会社 | 半導体装置 |
US8680681B2 (en) | 2011-08-26 | 2014-03-25 | Globalfoundries Inc. | Bond pad configurations for controlling semiconductor chip package interactions |
US8598691B2 (en) | 2011-09-09 | 2013-12-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor devices and methods of manufacturing and packaging thereof |
JP2017045915A (ja) * | 2015-08-28 | 2017-03-02 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
KR102354030B1 (ko) | 2015-10-23 | 2022-01-20 | 동우 화인켐 주식회사 | 전극 접속 패드 및 이를 포함하는 전자 소자 |
JP6432629B2 (ja) * | 2017-03-21 | 2018-12-05 | 株式会社村田製作所 | 電子部品の実装構造 |
KR102523281B1 (ko) | 2018-03-09 | 2023-04-18 | 삼성전자주식회사 | 3차원 이미지 센서 |
CN212303653U (zh) | 2020-03-26 | 2021-01-05 | 北京小米移动软件有限公司 | 芯片、电路板、电路板组件及电子设备 |
-
2020
- 2020-07-08 CN CN202021331740.0U patent/CN212303653U/zh active Active
- 2020-07-08 CN CN202010653932.1A patent/CN111863759A/zh active Pending
-
2021
- 2021-03-18 KR KR1020210035301A patent/KR102599444B1/ko active IP Right Grant
- 2021-03-18 JP JP2021044597A patent/JP7282821B2/ja active Active
- 2021-03-22 US US17/208,383 patent/US11600584B2/en active Active
- 2021-03-23 EP EP21164238.4A patent/EP3890004A1/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009218233A (ja) | 2008-03-06 | 2009-09-24 | Nec Corp | 半導体装置及びその製造方法 |
US20110108981A1 (en) | 2009-11-10 | 2011-05-12 | Maxim Integrated Products, Inc. | Redistribution layer enhancement to improve reliability of wafer level packaging |
JP2019071345A (ja) | 2017-10-10 | 2019-05-09 | 日立オートモティブシステムズ株式会社 | 電子制御装置 |
Also Published As
Publication number | Publication date |
---|---|
EP3890004A1 (en) | 2021-10-06 |
KR20210120855A (ko) | 2021-10-07 |
KR102599444B1 (ko) | 2023-11-08 |
CN212303653U (zh) | 2021-01-05 |
CN111863759A (zh) | 2020-10-30 |
US11600584B2 (en) | 2023-03-07 |
JP2021158354A (ja) | 2021-10-07 |
US20210305184A1 (en) | 2021-09-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP7282821B2 (ja) | チップ、回路基板、回路基板アセンブリ及び電子機器 | |
US20140124929A1 (en) | Semiconductor device and fabrication method | |
CN1816249A (zh) | 电路板 | |
US6373139B1 (en) | Layout for a ball grid array | |
CN1180472C (zh) | 侧面包括端子的表面安装组件 | |
CN103000591A (zh) | 芯片封装件的环结构 | |
KR100761861B1 (ko) | 정전기를 방지하는 반도체 패키지 | |
JP2006294656A (ja) | 半導体装置 | |
US10517177B2 (en) | On-vehicle electronic circuit mounting board | |
CN212303654U (zh) | 芯片、电路板及电子设备 | |
CN115623813A (zh) | 一种显示面板、显示装置及封装方法 | |
JP7174095B2 (ja) | チップ、回路基板及び電子デバイス | |
US8742602B2 (en) | Vertical electrical interconnect formed on support prior to die mount | |
JP2006114777A (ja) | プリント配線基板及びこの基板を搭載する情報処理装置 | |
JP2004128290A (ja) | 半導体装置 | |
US20140078700A1 (en) | Circuit board device and electronic device | |
TW200834848A (en) | Semiconductor substrate structure | |
TWI825804B (zh) | 電子裝置、其電路板及電子裝置之製造方法 | |
JP5403944B2 (ja) | 半導体装置、半導体装置の製造方法および分割前基板 | |
US11004778B1 (en) | Polygonal BGA semiconductor package | |
CN211018778U (zh) | 弹性表面波元件、弹性表面波装置及通信装置 | |
CN216565733U (zh) | 一种焊盘、主板结构以及电子产品 | |
CN115497901B (zh) | 改善凸点开裂失效的高密度封装装置和方法 | |
CN117336947A (zh) | 电子装置、其电路板及电子装置的制造方法 | |
WO2015033509A1 (ja) | プリント配線板およびそれを備えた半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20210318 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20220228 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20220318 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220615 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20221021 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20230220 |
|
C60 | Trial request (containing other claim documents, opposition documents) |
Free format text: JAPANESE INTERMEDIATE CODE: C60 Effective date: 20230220 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20230301 |
|
C21 | Notice of transfer of a case for reconsideration by examiners before appeal proceedings |
Free format text: JAPANESE INTERMEDIATE CODE: C21 Effective date: 20230302 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20230426 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20230517 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7282821 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |