JP6351542B2 - 回路基板、および表示装置 - Google Patents

回路基板、および表示装置 Download PDF

Info

Publication number
JP6351542B2
JP6351542B2 JP2015107066A JP2015107066A JP6351542B2 JP 6351542 B2 JP6351542 B2 JP 6351542B2 JP 2015107066 A JP2015107066 A JP 2015107066A JP 2015107066 A JP2015107066 A JP 2015107066A JP 6351542 B2 JP6351542 B2 JP 6351542B2
Authority
JP
Japan
Prior art keywords
image processing
clock
processing circuit
signal
spread spectrum
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2015107066A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016224089A5 (enExample
JP2016224089A (ja
Inventor
鈴木　康雄
康雄 鈴木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP2015107066A priority Critical patent/JP6351542B2/ja
Priority to US15/156,510 priority patent/US9984613B2/en
Publication of JP2016224089A publication Critical patent/JP2016224089A/ja
Publication of JP2016224089A5 publication Critical patent/JP2016224089A5/ja
Priority to US15/964,233 priority patent/US20180247583A1/en
Application granted granted Critical
Publication of JP6351542B2 publication Critical patent/JP6351542B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2092—Details of a display terminals using a flat panel, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G5/006—Details of the interface to the display terminal
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/08—Details of timing specific for flat panels, other than clock recovery
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2370/00—Aspects of data communication
    • G09G2370/08—Details of image data interface between the display device controller and the data line driver circuit
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2370/00—Aspects of data communication
    • G09G2370/12—Use of DVI or HDMI protocol in interfaces along the display data pipeline

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Liquid Crystal Display Device Control (AREA)
JP2015107066A 2015-05-27 2015-05-27 回路基板、および表示装置 Active JP6351542B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2015107066A JP6351542B2 (ja) 2015-05-27 2015-05-27 回路基板、および表示装置
US15/156,510 US9984613B2 (en) 2015-05-27 2016-05-17 Substrate and display apparatus
US15/964,233 US20180247583A1 (en) 2015-05-27 2018-04-27 Substrate and display apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2015107066A JP6351542B2 (ja) 2015-05-27 2015-05-27 回路基板、および表示装置

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2018106247A Division JP2018132785A (ja) 2018-06-01 2018-06-01 回路基板、および表示装置

Publications (3)

Publication Number Publication Date
JP2016224089A JP2016224089A (ja) 2016-12-28
JP2016224089A5 JP2016224089A5 (enExample) 2018-04-12
JP6351542B2 true JP6351542B2 (ja) 2018-07-04

Family

ID=57397601

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015107066A Active JP6351542B2 (ja) 2015-05-27 2015-05-27 回路基板、および表示装置

Country Status (2)

Country Link
US (2) US9984613B2 (enExample)
JP (1) JP6351542B2 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2018132785A (ja) * 2018-06-01 2018-08-23 キヤノン株式会社 回路基板、および表示装置

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2018092884A1 (ja) 2016-11-17 2018-05-24 三菱ケミカル株式会社 （メタ）アクリル系共重合体、塗料組成物、塗装物及び複層塗膜の形成方法
US10892794B1 (en) * 2020-02-06 2021-01-12 Global Unichip Corporation Multi-channel transmission device

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000193934A (ja) * 1998-12-28 2000-07-14 Toshiba Corp 表示装置
JP4040357B2 (ja) * 2002-05-10 2008-01-30 シャープ株式会社 クロック伝送装置およびそれを用いる画像形成装置
JP2006058799A (ja) * 2004-08-24 2006-03-02 Fuji Electric Device Technology Co Ltd 表示装置駆動用集積回路
JP2006171080A (ja) * 2004-12-13 2006-06-29 Toshiba Matsushita Display Technology Co Ltd 回路基板および液晶表示装置
JP2008216606A (ja) 2007-03-05 2008-09-18 Sharp Corp 表示装置の駆動方法、表示装置およびテレビジョン受像機
DE102008053670A1 (de) * 2008-10-29 2010-05-12 Texas Instruments Deutschland Gmbh Vorrichtung und Verfahren zur Erzeugung von Taktsignalen für Gleichspannungswandler
WO2011027623A1 (ja) * 2009-09-04 2011-03-10 エヌ・ティ・ティ・アドバンステクノロジ株式会社 情報漏洩防止装置および方法
US8412974B2 (en) * 2009-11-13 2013-04-02 International Business Machines Corporation Global synchronization of parallel processors using clock pulse width modulation
WO2015012002A1 (ja) * 2013-07-23 2015-01-29 株式会社リキッド・デザイン・システムズ 配線長測定装置及び記録媒体

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2018132785A (ja) * 2018-06-01 2018-08-23 キヤノン株式会社 回路基板、および表示装置

Also Published As

Publication number Publication date
US9984613B2 (en) 2018-05-29
US20180247583A1 (en) 2018-08-30
US20160351108A1 (en) 2016-12-01
JP2016224089A (ja) 2016-12-28

Similar Documents

Publication Publication Date Title
TWI437552B (zh) 顯示卡、多螢幕顯示系統、以及多螢幕同步顯示方法
JP6242228B2 (ja) クロック生成方法およびクロック生成回路
JP6351542B2 (ja) 回路基板、および表示装置
JP7090413B2 (ja) デジタル・アナログ変換装置及びその校正方法
JP2004233581A (ja) 表示装置駆動回路
JP2013022054A (ja) 電子内視鏡装置
KR101157755B1 (ko) 클록 제어 회로 및 송신기
CN113948030B (zh) 一种显示信号产生装置、驱动装置、显示装置
JP6221857B2 (ja) 位相調整回路、データ伝送装置、データ伝送システム及び位相調整方法
JP2007129404A (ja) カメラシステム
JP2018132785A (ja) 回路基板、および表示装置
JP2009272998A (ja) 位相同期回路及び半導体チップ
JP2016224089A5 (enExample)
CN101271679B (zh) 图像数据处理装置
CN107784992A (zh) 显示器控制装置与控制方法
JP2005156731A (ja) 信号処理装置
JP2015015540A5 (enExample)
US7518648B2 (en) Horizontal register transfer pulse generation circuit and imaging apparatus
JP2010028579A (ja) データ受信装置
KR100692680B1 (ko) 액정 표시 장치의 타이밍 컨트롤러
JP4432570B2 (ja) 水平レジスタ転送パルス生成回路及びこの回路を有する撮像装置
JP3251518B2 (ja) 同期結合装置
US20060259807A1 (en) Method and apparatus for clock synchronization between a processor and external devices
JP5458365B1 (ja) 映像信号生成装置
TWI524750B (zh) 類比影像訊號調整模組及類比影像訊號調整方法

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180226

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180226

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20180409

TRDD Decision of grant or rejection written
A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20180501

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20180508

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20180605

R151 Written notification of patent or utility model registration

Ref document number: 6351542

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151