JP2015015540A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2015015540A5 JP2015015540A5 JP2013139868A JP2013139868A JP2015015540A5 JP 2015015540 A5 JP2015015540 A5 JP 2015015540A5 JP 2013139868 A JP2013139868 A JP 2013139868A JP 2013139868 A JP2013139868 A JP 2013139868A JP 2015015540 A5 JP2015015540 A5 JP 2015015540A5
- Authority
- JP
- Japan
- Prior art keywords
- clock
- clk
- circuit
- speed
- low
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000003786 synthesis reaction Methods 0.000 description 2
- 238000001514 detection method Methods 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2013139868A JP6317550B2 (ja) | 2013-07-03 | 2013-07-03 | Emi対策回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2013139868A JP6317550B2 (ja) | 2013-07-03 | 2013-07-03 | Emi対策回路 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2015015540A JP2015015540A (ja) | 2015-01-22 |
| JP2015015540A5 true JP2015015540A5 (enExample) | 2016-05-19 |
| JP6317550B2 JP6317550B2 (ja) | 2018-04-25 |
Family
ID=52436997
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2013139868A Active JP6317550B2 (ja) | 2013-07-03 | 2013-07-03 | Emi対策回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP6317550B2 (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6414497B2 (ja) * | 2015-03-25 | 2018-10-31 | アイシン・エィ・ダブリュ株式会社 | メモリコントローラ |
| JP7546559B2 (ja) * | 2018-10-24 | 2024-09-06 | マジック リープ, インコーポレイテッド | 非同期asic |
| JP7418159B2 (ja) | 2019-04-19 | 2024-01-19 | キヤノン株式会社 | 情報処理装置 |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62188516A (ja) * | 1986-02-14 | 1987-08-18 | Nec Corp | 遅延回路 |
| JPH10124168A (ja) * | 1996-10-18 | 1998-05-15 | Nkk Corp | 可変クロック動作システム |
| JP2002108493A (ja) * | 2000-09-29 | 2002-04-10 | Fujitsu General Ltd | クロック位相シフト回路 |
| US7706484B2 (en) * | 2006-06-22 | 2010-04-27 | International Business Machines Corporation | Coherent frequency clock generation and spectrum management with non-coherent phase |
| US8564336B2 (en) * | 2008-10-29 | 2013-10-22 | Nec Corporation | Clock frequency divider circuit and clock frequency division method |
-
2013
- 2013-07-03 JP JP2013139868A patent/JP6317550B2/ja active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI639311B (zh) | 半導體設備 | |
| US9967084B2 (en) | Synchronising devices using clock signal time difference estimation | |
| US11650619B2 (en) | Synchronising devices using clock signal delay estimation | |
| JP2011175619A (ja) | 内部クロックとコマンドとの間のタイミング調整方法、半導体メモリ装置及びメモリシステム | |
| JP2016502799A5 (enExample) | ||
| JP2015015540A5 (enExample) | ||
| JP6990313B2 (ja) | 半導体集積回路 | |
| US10177747B2 (en) | High resolution capture | |
| US8841954B2 (en) | Input signal processing device | |
| KR101297413B1 (ko) | 적응형 클럭 생성 장치 및 방법 | |
| US20130346022A1 (en) | Physical quantity measuring apparatus and physical quantity measuring method | |
| JP6317550B2 (ja) | Emi対策回路 | |
| JP6351542B2 (ja) | 回路基板、および表示装置 | |
| JP4819707B2 (ja) | 冗長演算システムよび演算部 | |
| US8498373B2 (en) | Generating a regularly synchronised count value | |
| JP2005339245A (ja) | 割り込み発生回路 | |
| JP2016224089A5 (enExample) | ||
| KR20150104339A (ko) | 반도체 장치 및 그를 포함하는 반도체 시스템 | |
| US9484902B2 (en) | Delay circuit | |
| WO2009107105A3 (en) | Methods and systems related to a configurable delay counter used with variable frequency clocks | |
| JP6167946B2 (ja) | 電子制御装置 | |
| KR102472946B1 (ko) | 신호 복원 회로 | |
| JP2009089293A (ja) | 信号検出回路、半導体装置および信号検出方法 | |
| JP2009112184A (ja) | スイッチング電源装置 | |
| CN105634460A (zh) | 一种对输入脉冲的主动学习与同步的方法及其系统 |