JP4708577B2 - 薄膜半導体装置の製造方法 - Google Patents

薄膜半導体装置の製造方法 Download PDF

Info

Publication number
JP4708577B2
JP4708577B2 JP2001023848A JP2001023848A JP4708577B2 JP 4708577 B2 JP4708577 B2 JP 4708577B2 JP 2001023848 A JP2001023848 A JP 2001023848A JP 2001023848 A JP2001023848 A JP 2001023848A JP 4708577 B2 JP4708577 B2 JP 4708577B2
Authority
JP
Japan
Prior art keywords
layer
semiconductor
thin film
semiconductor device
manufacturing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2001023848A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002231912A (ja
JP2002231912A5 (enExample
Inventor
清文 坂口
隆夫 米原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP2001023848A priority Critical patent/JP4708577B2/ja
Priority to EP02002258A priority patent/EP1229581A3/en
Priority to US10/059,116 priority patent/US6677183B2/en
Publication of JP2002231912A publication Critical patent/JP2002231912A/ja
Priority to US10/687,743 priority patent/US6972215B2/en
Publication of JP2002231912A5 publication Critical patent/JP2002231912A5/ja
Application granted granted Critical
Publication of JP4708577B2 publication Critical patent/JP4708577B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02203—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being porous
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
    • H01L21/02233—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
    • H01L21/02236—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
    • H01L21/02238—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor silicon in uncombined form, i.e. pure silicon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/02255—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by thermal treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
    • H01L21/02307—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a liquid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3063—Electrolytic etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68363—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used in a transfer process involving transfer directly from an origin substrate to a target substrate without use of an intermediate handle substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01067—Holmium [Ho]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Dicing (AREA)
  • Thin Film Transistor (AREA)
JP2001023848A 2001-01-31 2001-01-31 薄膜半導体装置の製造方法 Expired - Fee Related JP4708577B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2001023848A JP4708577B2 (ja) 2001-01-31 2001-01-31 薄膜半導体装置の製造方法
EP02002258A EP1229581A3 (en) 2001-01-31 2002-01-30 Thin-film semiconductor device and method of manufacturing the same
US10/059,116 US6677183B2 (en) 2001-01-31 2002-01-31 Method of separation of semiconductor device
US10/687,743 US6972215B2 (en) 2001-01-31 2003-10-20 Thin-film semiconductor device and method of manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001023848A JP4708577B2 (ja) 2001-01-31 2001-01-31 薄膜半導体装置の製造方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2011034786A Division JP5425122B2 (ja) 2011-02-21 2011-02-21 薄膜半導体装置の製造方法

Publications (3)

Publication Number Publication Date
JP2002231912A JP2002231912A (ja) 2002-08-16
JP2002231912A5 JP2002231912A5 (enExample) 2007-06-07
JP4708577B2 true JP4708577B2 (ja) 2011-06-22

Family

ID=18889080

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001023848A Expired - Fee Related JP4708577B2 (ja) 2001-01-31 2001-01-31 薄膜半導体装置の製造方法

Country Status (3)

Country Link
US (2) US6677183B2 (enExample)
EP (1) EP1229581A3 (enExample)
JP (1) JP4708577B2 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011101062A (ja) * 2011-02-21 2011-05-19 Canon Inc 薄膜半導体装置の製造方法

Families Citing this family (80)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7227176B2 (en) 1998-04-10 2007-06-05 Massachusetts Institute Of Technology Etch stop layer system
US20100044080A1 (en) * 1999-08-27 2010-02-25 Lex Kosowsky Metal Deposition
US20100044079A1 (en) * 1999-08-27 2010-02-25 Lex Kosowsky Metal Deposition
US20100038121A1 (en) * 1999-08-27 2010-02-18 Lex Kosowsky Metal Deposition
AU6531600A (en) * 1999-08-27 2001-03-26 Lex Kosowsky Current carrying structure using voltage switchable dielectric material
US20100038119A1 (en) * 1999-08-27 2010-02-18 Lex Kosowsky Metal Deposition
EP1309989B1 (en) * 2000-08-16 2007-01-10 Massachusetts Institute Of Technology Process for producing semiconductor article using graded expitaxial growth
JP4708577B2 (ja) * 2001-01-31 2011-06-22 キヤノン株式会社 薄膜半導体装置の製造方法
JP4803884B2 (ja) * 2001-01-31 2011-10-26 キヤノン株式会社 薄膜半導体装置の製造方法
JP2002229473A (ja) * 2001-01-31 2002-08-14 Canon Inc 表示装置の製造方法
US6940089B2 (en) 2001-04-04 2005-09-06 Massachusetts Institute Of Technology Semiconductor device structure
JP2003258210A (ja) 2001-12-27 2003-09-12 Canon Inc 表示装置及びその製造方法
AU2003222003A1 (en) * 2002-03-14 2003-09-29 Amberwave Systems Corporation Methods for fabricating strained layers on semiconductor substrates
US6904769B2 (en) * 2002-05-15 2005-06-14 Denso Corporation Ejector-type depressurizer for vapor compression refrigeration system
US7074623B2 (en) * 2002-06-07 2006-07-11 Amberwave Systems Corporation Methods of forming strained-semiconductor-on-insulator finFET device structures
US7307273B2 (en) * 2002-06-07 2007-12-11 Amberwave Systems Corporation Control of strain in device layers by selective relaxation
US20030227057A1 (en) * 2002-06-07 2003-12-11 Lochtefeld Anthony J. Strained-semiconductor-on-insulator device structures
US6995430B2 (en) * 2002-06-07 2006-02-07 Amberwave Systems Corporation Strained-semiconductor-on-insulator device structures
US7335545B2 (en) * 2002-06-07 2008-02-26 Amberwave Systems Corporation Control of strain in device layers by prevention of relaxation
US6907176B2 (en) * 2002-06-24 2005-06-14 Dow Corning Corporation Planar optical waveguide assembly and method of preparing same
JP2004335642A (ja) * 2003-05-06 2004-11-25 Canon Inc 基板およびその製造方法
TWI244774B (en) * 2003-05-06 2005-12-01 Canon Kk Semiconductor substrate, semiconductor device, light emitting diode and producing method therefor
US20050124137A1 (en) * 2003-05-07 2005-06-09 Canon Kabushiki Kaisha Semiconductor substrate and manufacturing method therefor
TWI242232B (en) * 2003-06-09 2005-10-21 Canon Kk Semiconductor substrate, semiconductor device, and method of manufacturing the same
JP2005005509A (ja) * 2003-06-12 2005-01-06 Canon Inc 薄膜トランジスタ及びその製造方法
US7094633B2 (en) * 2003-06-23 2006-08-22 Sandisk Corporation Method for efficiently producing removable peripheral cards
US20050132332A1 (en) * 2003-12-12 2005-06-16 Abhay Sathe Multi-location coordinated test apparatus
JP4771510B2 (ja) * 2004-06-23 2011-09-14 キヤノン株式会社 半導体層の製造方法及び基板の製造方法
WO2006012544A2 (en) * 2004-07-22 2006-02-02 The Board Of Trustees Of The Leland Stanford Junior University Germanium substrate-type materials and approach therefor
JP4838504B2 (ja) 2004-09-08 2011-12-14 キヤノン株式会社 半導体装置の製造方法
US7393733B2 (en) 2004-12-01 2008-07-01 Amberwave Systems Corporation Methods of forming hybrid fin field-effect transistor structures
US20060113603A1 (en) * 2004-12-01 2006-06-01 Amberwave Systems Corporation Hybrid semiconductor-on-insulator structures and related methods
US20070012574A1 (en) * 2005-07-13 2007-01-18 Trex Enterprises Corporation Fabrication of macroporous silicon
WO2007019487A2 (en) * 2005-08-05 2007-02-15 Reveo, Inc. Method and system for fabricating thin devices
KR20070047114A (ko) * 2005-11-01 2007-05-04 주식회사 엘지화학 플렉서블 기판을 구비한 소자의 제조방법 및 이에 의해제조된 플렉서블 기판을 구비한 소자
CN101496167A (zh) 2005-11-22 2009-07-29 肖克科技有限公司 用于过电压保护的包括电压可变换材料的半导体器件
JP4951632B2 (ja) 2006-03-14 2012-06-13 インスティチュート フュア ミクロエレクトロニク シュトゥットガルト 集積回路を製造する方法
DE102006013419B4 (de) * 2006-03-14 2008-05-29 Institut Für Mikroelektronik Stuttgart Verfahren zum Herstellen einer integrierten Schaltung
JP2010521058A (ja) 2006-09-24 2010-06-17 ショッキング テクノロジーズ，インコーポレイテッド ステップ電圧応答を有する電圧切り換え可能な誘電体材料の組成及び該誘電体材料の製造方法
US7928010B2 (en) * 2006-10-20 2011-04-19 Sandisk Corporation Method for producing portable memory devices
US8013332B2 (en) * 2006-10-20 2011-09-06 Sandisk Technologies Inc. Portable memory devices
JP5171016B2 (ja) * 2006-10-27 2013-03-27 キヤノン株式会社 半導体部材、半導体物品の製造方法、その製造方法を用いたｌｅｄアレイ
EP1970951A3 (en) * 2007-03-13 2009-05-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US20090001416A1 (en) * 2007-06-28 2009-01-01 National University Of Singapore Growth of indium gallium nitride (InGaN) on porous gallium nitride (GaN) template by metal-organic chemical vapor deposition (MOCVD)
KR20090013474A (ko) * 2007-08-02 2009-02-05 삼성전자주식회사 비휘발성 메모리 소자의 제조 방법
JP5460984B2 (ja) * 2007-08-17 2014-04-02 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP5268305B2 (ja) 2007-08-24 2013-08-21 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP2009094144A (ja) * 2007-10-04 2009-04-30 Canon Inc 発光素子の製造方法
CN101821834A (zh) * 2007-10-09 2010-09-01 日立化成工业株式会社 带粘接膜半导体芯片的制造方法及用于该制造方法的半导体用粘接膜、以及半导体装置的制造方法
US7927963B2 (en) * 2008-08-07 2011-04-19 International Business Machines Corporation Integrated circuit structure, design structure, and method having improved isolation and harmonics
US7804151B2 (en) * 2008-08-07 2010-09-28 International Business Machines Corporation Integrated circuit structure, design structure, and method having improved isolation and harmonics
US8034663B2 (en) 2008-09-24 2011-10-11 Eastman Kodak Company Low cost die release wafer
US9226391B2 (en) 2009-01-27 2015-12-29 Littelfuse, Inc. Substrates having voltage switchable dielectric materials
US8272123B2 (en) 2009-01-27 2012-09-25 Shocking Technologies, Inc. Substrates having voltage switchable dielectric materials
US8399773B2 (en) 2009-01-27 2013-03-19 Shocking Technologies, Inc. Substrates having voltage switchable dielectric materials
US8968606B2 (en) 2009-03-26 2015-03-03 Littelfuse, Inc. Components having voltage switchable dielectric materials
US8269931B2 (en) * 2009-09-14 2012-09-18 The Aerospace Corporation Systems and methods for preparing films using sequential ion implantation, and films formed using same
US20110198544A1 (en) * 2010-02-18 2011-08-18 Lex Kosowsky EMI Voltage Switchable Dielectric Materials Having Nanophase Materials
US9082622B2 (en) 2010-02-26 2015-07-14 Littelfuse, Inc. Circuit elements comprising ferroic materials
US9224728B2 (en) * 2010-02-26 2015-12-29 Littelfuse, Inc. Embedded protection against spurious electrical events
US9320135B2 (en) * 2010-02-26 2016-04-19 Littelfuse, Inc. Electric discharge protection for surface mounted and embedded components
CN102437254A (zh) * 2010-09-29 2012-05-02 展晶科技(深圳)有限公司 切割分离发光二极管晶片形成发光二极管芯片的方法
JP2012109327A (ja) * 2010-11-16 2012-06-07 Disco Abrasive Syst Ltd 分割方法
US8946864B2 (en) 2011-03-16 2015-02-03 The Aerospace Corporation Systems and methods for preparing films comprising metal using sequential ion implantation, and films formed using same
US8883612B2 (en) 2011-09-12 2014-11-11 Infineon Technologies Austria Ag Method for manufacturing a semiconductor device
US9368404B2 (en) * 2012-09-28 2016-06-14 Plasma-Therm Llc Method for dicing a substrate with back metal
DE102012111358A1 (de) * 2012-11-23 2014-05-28 Osram Opto Semiconductors Gmbh Verfahren zum Vereinzeln eines Verbundes in Halbleiterchips und Halbleiterchip
US9324579B2 (en) 2013-03-14 2016-04-26 The Aerospace Corporation Metal structures and methods of using same for transporting or gettering materials disposed within semiconductor substrates
US9196535B2 (en) 2013-06-18 2015-11-24 Infineon Technologies Ag Method and apparatus for separating semiconductor devices from a wafer
US9523158B2 (en) * 2014-02-07 2016-12-20 Applied Materials, Inc. Methods and apparatus for forming semiconductor
CN104409417B (zh) * 2014-10-10 2017-08-11 中国电子科技集团公司第四十一研究所 一种用于超薄石英基片薄膜电路的外形划切及拣片方法
JP6396854B2 (ja) 2015-06-02 2018-09-26 信越化学工業株式会社 酸化物単結晶薄膜を備えた複合ウェーハの製造方法
JP6396852B2 (ja) 2015-06-02 2018-09-26 信越化学工業株式会社 酸化物単結晶薄膜を備えた複合ウェーハの製造方法
JP6396853B2 (ja) * 2015-06-02 2018-09-26 信越化学工業株式会社 酸化物単結晶薄膜を備えた複合ウェーハの製造方法
JP6454606B2 (ja) 2015-06-02 2019-01-16 信越化学工業株式会社 酸化物単結晶薄膜を備えた複合ウェーハの製造方法
DE102017102127B4 (de) 2017-02-03 2023-03-09 Infineon Technologies Ag Verfahren zum Herstellen von Halbleitervorrichtungen unter Verwendung einer Epitaxie und Halbleitervorrichtungen mit einer lateralen Struktur
JP6991673B2 (ja) * 2018-02-27 2022-01-12 株式会社ディスコ 剥離方法
US10685863B2 (en) * 2018-04-27 2020-06-16 Semiconductor Components Industries, Llc Wafer thinning systems and related methods
FR3098342B1 (fr) * 2019-07-02 2021-06-04 Soitec Silicon On Insulator structure semi-conductrice comprenant une couche poreuse enterrée, pour applications RF
JP2022541172A (ja) * 2019-07-19 2022-09-22 アイキューイー ピーエルシー 調整可能な誘電率及び調整可能な熱伝導率を有する半導体材料

Family Cites Families (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US588348A (en) * 1897-08-17 Holder for incandescent lamps
US100941A (en) * 1870-03-15 Improvement in corn-huskers
US102758A (en) * 1870-05-10 Improvement in churn-dashers
US76904A (en) * 1868-04-21 James e
US4136668A (en) * 1977-04-08 1979-01-30 Davis Ariel R Solar heat storage and utility system
JPS55145354A (en) * 1979-04-27 1980-11-12 Nec Home Electronics Ltd Separating method of semiconductor pellet
US5158818A (en) 1984-01-30 1992-10-27 National Starch And Chemical Investment Holding Corporation Conductive die attach tape
US5206749A (en) 1990-12-31 1993-04-27 Kopin Corporation Liquid crystal display having essentially single crystal transistors pixels and driving circuits
US5256562A (en) 1990-12-31 1993-10-26 Kopin Corporation Method for manufacturing a semiconductor device using a circuit transfer film
JPH04305945A (ja) * 1991-04-02 1992-10-28 Sony Corp 半導体集積回路装置及びその製造方法
JPH07508856A (ja) * 1992-04-08 1995-09-28 ジョージア テック リサーチ コーポレイション 成長基板から薄膜材料をリフトオフするためのプロセス
EP0603973A3 (en) * 1992-12-23 1995-06-28 Philips Electronics Nv Semiconductor arrangement with p-n junctions separated by trenches and method for their production.
DE4317721C1 (de) * 1993-05-27 1994-07-21 Siemens Ag Verfahren zur Vereinzelung von Chips aus einem Wafer
JP3257580B2 (ja) 1994-03-10 2002-02-18 キヤノン株式会社 半導体基板の作製方法
US5942768A (en) * 1994-10-07 1999-08-24 Semionductor Energy Laboratory Co., Ltd. Semiconductor device having improved crystal orientation
US6107213A (en) 1996-02-01 2000-08-22 Sony Corporation Method for making thin film semiconductor
JP3381443B2 (ja) 1995-02-02 2003-02-24 ソニー株式会社 基体から半導体層を分離する方法、半導体素子の製造方法およびｓｏｉ基板の製造方法
US5757456A (en) * 1995-03-10 1998-05-26 Semiconductor Energy Laboratory Co., Ltd. Display device and method of fabricating involving peeling circuits from one substrate and mounting on other
JP3893645B2 (ja) 1996-03-18 2007-03-14 ソニー株式会社 薄膜半導体装置およびｉｃカードの製造方法
DE19613561C2 (de) * 1996-04-04 2002-04-11 Micronas Gmbh Verfahren zum Vereinzeln von in einem Körper miteinander verbundenen, elektrisch getesteten elektronischen Elementen
EP1655633A3 (en) 1996-08-27 2006-06-21 Seiko Epson Corporation Exfoliating method, transferring method of thin film device, thin film integrated circuit device, and liquid crystal display device
WO1998013862A1 (fr) * 1996-09-24 1998-04-02 Mitsubishi Denki Kabushiki Kaisha Dispositif a semi-conducteur et son procede de fabrication
SG67458A1 (en) 1996-12-18 1999-09-21 Canon Kk Process for producing semiconductor article
EP0851513B1 (en) 1996-12-27 2007-11-21 Canon Kabushiki Kaisha Method of producing semiconductor member and method of producing solar cell
CA2233127C (en) * 1997-03-27 2004-07-06 Canon Kabushiki Kaisha Method and apparatus for separating composite member using fluid
JP3492142B2 (ja) 1997-03-27 2004-02-03 キヤノン株式会社 半導体基材の製造方法
US6010579A (en) 1997-05-12 2000-01-04 Silicon Genesis Corporation Reusable substrate for thin film separation
JPH115064A (ja) 1997-06-16 1999-01-12 Canon Inc 試料の分離装置及びその方法並びに基板の製造方法
EP0926709A3 (en) 1997-12-26 2000-08-30 Canon Kabushiki Kaisha Method of manufacturing an SOI structure
US6075280A (en) * 1997-12-31 2000-06-13 Winbond Electronics Corporation Precision breaking of semiconductor wafer into chips by applying an etch process
US6017804A (en) * 1998-01-09 2000-01-25 Lucent Technologies Inc. Method and apparatus for cleaving semiconductor material
MY118019A (en) 1998-02-18 2004-08-30 Canon Kk Composite member, its separation method, and preparation method of semiconductor substrate by utilization thereof
JP3031904B2 (ja) 1998-02-18 2000-04-10 キヤノン株式会社 複合部材とその分離方法、及びそれを利用した半導体基体の製造方法
JPH11240730A (ja) * 1998-02-27 1999-09-07 Nec Kansai Ltd 脆性材料の割断方法
US6222513B1 (en) 1998-03-10 2001-04-24 Xerox Corporation Charge retention islands for electric paper and applications thereof
US6331208B1 (en) 1998-05-15 2001-12-18 Canon Kabushiki Kaisha Process for producing solar cell, process for producing thin-film semiconductor, process for separating thin-film semiconductor, and process for forming semiconductor
US6271101B1 (en) * 1998-07-29 2001-08-07 Semiconductor Energy Laboratory Co., Ltd. Process for production of SOI substrate and process for production of semiconductor device
JP2000188269A (ja) * 1998-10-16 2000-07-04 Canon Inc 部材の分離方法及び分離装置並びに基板の製造方法
JP3461449B2 (ja) * 1998-10-13 2003-10-27 シャープ株式会社 半導体素子の製造方法
US6465329B1 (en) * 1999-01-20 2002-10-15 Amkor Technology, Inc. Microcircuit die-sawing protector and method
JP2001007362A (ja) * 1999-06-17 2001-01-12 Canon Inc 半導体基材および太陽電池の製造方法
US6455398B1 (en) * 1999-07-16 2002-09-24 Massachusetts Institute Of Technology Silicon on III-V semiconductor bonding for monolithic optoelectronic integration
JP2001085715A (ja) * 1999-09-09 2001-03-30 Canon Inc 半導体層の分離方法および太陽電池の製造方法
JP2001094136A (ja) * 1999-09-22 2001-04-06 Canon Inc 半導体素子モジュールの製造方法および太陽電池モジュールの製造方法
TW494447B (en) 2000-02-01 2002-07-11 Semiconductor Energy Lab Semiconductor device and manufacturing method thereof
SG148819A1 (en) * 2000-09-14 2009-01-29 Semiconductor Energy Lab Semiconductor device and manufacturing method thereof
US6518079B2 (en) * 2000-12-20 2003-02-11 Lumileds Lighting, U.S., Llc Separation method for gallium nitride devices on lattice-mismatched substrates
JP2002229473A (ja) 2001-01-31 2002-08-14 Canon Inc 表示装置の製造方法
JP4803884B2 (ja) * 2001-01-31 2011-10-26 キヤノン株式会社 薄膜半導体装置の製造方法
JP4708577B2 (ja) * 2001-01-31 2011-06-22 キヤノン株式会社 薄膜半導体装置の製造方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011101062A (ja) * 2011-02-21 2011-05-19 Canon Inc 薄膜半導体装置の製造方法

Also Published As

Publication number Publication date
US20040082149A1 (en) 2004-04-29
JP2002231912A (ja) 2002-08-16
EP1229581A2 (en) 2002-08-07
US6972215B2 (en) 2005-12-06
EP1229581A3 (en) 2005-01-12
US6677183B2 (en) 2004-01-13
US20020102777A1 (en) 2002-08-01

Similar Documents

Publication Publication Date Title
JP4708577B2 (ja) 薄膜半導体装置の製造方法
JP4803884B2 (ja) 薄膜半導体装置の製造方法
JP3293736B2 (ja) 半導体基板の作製方法および貼り合わせ基体
JP4313874B2 (ja) 基板の製造方法
KR100283373B1 (ko) 반도체부재 및 그 제조방법
US6143628A (en) Semiconductor substrate and method of manufacturing the same
US6426270B1 (en) Substrate processing method and method of manufacturing semiconductor substrate
US5710057A (en) SOI fabrication method
JP3352340B2 (ja) 半導体基体とその製造方法
JP3453544B2 (ja) 半導体部材の作製方法
US9406551B2 (en) Method for manufacturing a semiconductor substrate, and method for manufacturing semiconductor devices integrated in a semiconductor substrate
EP1026729A2 (en) Composite member and separating method therefor, bonded substrate stack and separating method therefor, transfer method for transfer layer, and SOI substrate manufacturing method
KR20060007428A (ko) 기판, 그 제조방법, 및 반도체 디바이스
WO2004038790A1 (ja) 貼り合わせｓｏｉ基板およびその製造方法ならびに半導体装置
US20090085196A1 (en) Integrated circuit chip manufaturing method and semiconductor device
JP2002229473A (ja) 表示装置の製造方法
JP4838504B2 (ja) 半導体装置の製造方法
JP5425122B2 (ja) 薄膜半導体装置の製造方法
JP3013932B2 (ja) 半導体部材の製造方法および半導体部材
JP2000188269A (ja) 部材の分離方法及び分離装置並びに基板の製造方法
JP2001320033A (ja) 半導体部材の製造方法およびそれを用いた半導体部材、半導体装置
JP2005347301A (ja) 基板の作製方法
JP2005079109A (ja) 貼合せｓｏｉウェーハの製造方法及び該方法により製造された貼合せｓｏｉウェーハ
JP2002289818A (ja) 半導体基板の作製方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070412

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070412

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20100201

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20100630

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101221

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20101222

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110221

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110315

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110317

LAPS Cancellation because of no payment of annual fees