JP4662529B2 - 半導体メモリ・デバイス - Google Patents
半導体メモリ・デバイス Download PDFInfo
- Publication number
- JP4662529B2 JP4662529B2 JP2003585189A JP2003585189A JP4662529B2 JP 4662529 B2 JP4662529 B2 JP 4662529B2 JP 2003585189 A JP2003585189 A JP 2003585189A JP 2003585189 A JP2003585189 A JP 2003585189A JP 4662529 B2 JP4662529 B2 JP 4662529B2
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- zone
- gate
- memory cell
- active zone
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 21
- 239000000463 material Substances 0.000 claims abstract description 45
- 239000000758 substrate Substances 0.000 claims abstract description 45
- 238000002955 isolation Methods 0.000 claims abstract description 23
- 239000002784 hot electron Substances 0.000 claims description 13
- 230000010287 polarization Effects 0.000 abstract 1
- 238000001465 metallisation Methods 0.000 description 19
- 101150067766 mpl2 gene Proteins 0.000 description 12
- 230000008878 coupling Effects 0.000 description 7
- 238000010168 coupling process Methods 0.000 description 7
- 238000005859 coupling reaction Methods 0.000 description 7
- 238000004519 manufacturing process Methods 0.000 description 7
- 101100238358 Dictyostelium discoideum mpl3 gene Proteins 0.000 description 6
- 230000014759 maintenance of location Effects 0.000 description 5
- 238000000034 method Methods 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 230000005684 electric field Effects 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- 230000032683 aging Effects 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 238000002513 implantation Methods 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 230000008672 reprogramming Effects 0.000 description 3
- 238000000926 separation method Methods 0.000 description 3
- 230000015556 catabolic process Effects 0.000 description 2
- 238000006731 degradation reaction Methods 0.000 description 2
- 238000002347 injection Methods 0.000 description 2
- 239000007924 injection Substances 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 101150116173 ver-1 gene Proteins 0.000 description 2
- 101100168695 Coffea arabica CS3 gene Proteins 0.000 description 1
- 101100329510 Coffea canephora MTL2 gene Proteins 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 101150011281 mpl1 gene Proteins 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000000243 solution Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66825—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/60—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates the control gate being a doped region, e.g. single-poly memory cell
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
Description
D ドレイン領域
P1 第1の部分
RG2 第2の活性ゾーン
RG1 第1の活性ゾーン
ZTN 誘電体ゾーン
ZTN トンネル・ゾーン
FG リング状ゲート
PL 接続部
STI 分離領域
RG1 第1の基板領域
RG2 第2の基板領域
RG3 第3の基板領域
PSB コンタクト・ゾーン
FG、P1、P2、MTLj ゲート材料層
PC1 コンタクト・ゾーン
ZS 表面ゾーン
MPL1、MPL2、MPL3 バイアス手段
TACSi アクセス・トランジスタ
TACSEL1i 第1の要素アクセス・トランジスタ
TACSEL2i 第2の要素アクセス・トランジスタ
TACSEL3i 第3の要素アクセス・トランジスタ
SLC ソース
CLj 列
PMTLj 主要部分
E2MTLj 第2の要素部分
E3MTLj 第3の要素部分
PC1 コンタクト
VZ1 補償電圧
GRTACSi ゲート
BLj ソース・コンタクト
WLi ゲート・コンタクト
WL1、WLP1 行メタライゼーション
Claims (6)
- ゲート材料層から形成された浮遊ゲート(FG)を有する単一の浮遊ゲート・トランジスタで構成される電気的に消去可能でプログラム可能な不揮発性メモリ・セルを備える半導体メモリ・デバイスであって、
前記ゲート材料層の第1部分(P1)は、第1の活性ゾーン(RG1)の上に延びており、
前記浮遊ゲート・トランジスタのソース領域(S)、ドレイン領域(D)、およびチャネル領域は、前記第1の活性ゾーン(RG1)から電気的に分離された第2の活性ゾーン(RG2)に形成されており、
前記ゲート材料層の前記第1部分(P1)と前記第1の活性ゾーン(RG1)の間に設けられ、前記メモリ・セルの消去動作の際に、前記浮遊ゲートに蓄えられていた電荷を前記第1の活性ゾーン(RG1)に転送してファウラ・ノルドハイム型消去を行うためのトンネル・ゾーンを形成する、誘電体ゾーン(ZTN)と、
前記第1の活性ゾーンに設けられたコンタクト(PC1)と、
前記浮遊ゲート・トランジスタの前記ソース領域、前記ドレイン領域および前記浮遊ゲート・トランジスタの基板領域、ならびに前記第1の活性ゾーンに所定の電圧を印加することができるバイアス回路(MPL)と、を備え、
前記バイアス回路は、前記メモリ・セルの消去動作の際、前記浮遊ゲート・トランジスタの前記ソース領域、前記ドレイン領域および前記基板領域の電圧よりも高い、前記ファウラ・ノルドハイム型消去を行うための電圧を前記第1の活性ゾーンに印加するよう構成されており、
前記浮遊ゲートが前記ゲート材料の層に規定されたリング状ゲートであり、前記ゲート材料の層は、前記第1の部分(P1)と前記リング状ゲートとの間の接続部(PL)を含む、半導体メモリ・デバイス。 - 前記メモリ・セルのプログラミング動作の際、前記バイアス回路(MPL)が、前記浮遊ゲート・トランジスタのソース領域、ドレイン領域、および基板領域に、前記第1の活性ゾーンに印加される電圧よりも高い、ファウラ・ノルドハイム・プログラミングを行うための電圧を印加することによって、前記トンネル・ゾーン(ZTN)を介して前記第1の活性ゾーン(RG1)から前記浮遊ゲートに電子を転送する、請求項1に記載の半導体メモリ・デバイス。
- 前記メモリ・セルのプログラミング動作の際、前記バイアス回路(MPL)が、前記浮遊ゲート・トランジスタのソース領域、ドレイン領域および前記コンタクト・ゾーン(PC1)に電圧を印加して、前記浮遊ゲート・トランジスタを導通させホットエレクトロンが生成されて前記浮遊ゲートに引きつけられる、請求項1に記載の半導体メモリ・デバイス。
- 前記トンネル・ゾーン(ZTN)のキャパシタンスが、前記メモリ・セルの前記ゲート材料の層と前記活性ゾーンすべてとの間の合計キャパシタンスの30%以下である、請求項1から3のいずれかに記載の半導体メモリ・デバイス。
- 前記第1の活性ゾーン(RG1)と前記第2の活性ゾーン(RG2)とが、逆バイアスにすることを意図したPN接合によって互いに電気的に分離される、請求項1から3のいずれかに記載の半導体メモリ・デバイス。
- 前記第1の活性ゾーン(RG1)と前記第2の活性ゾーン(RG2)とが、分離領域(STI)によって前記半導体メモリ・セルの表面上で互いに電気的に分離されている、請求項1から3のいずれかに記載の半導体メモリ・デバイス。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR0204690A FR2838563B1 (fr) | 2002-04-15 | 2002-04-15 | Dispositif semiconducteur de memoire, non volatile, programmable et effacable electriquement, a une seule couche de materiau de grille |
FR0209454A FR2838554B1 (fr) | 2002-04-15 | 2002-07-25 | Dispositif semiconducteur de memoire, non volatile, programmable et effacable electriquement, a une seule couche de materiau de grille, et plan memoire correspondant |
PCT/FR2003/000311 WO2003088366A1 (fr) | 2002-04-15 | 2003-01-31 | Dispositif semiconducteur de memoire, non volatile, programmable et effacable electriquement, a une seule couche de materiau de grille, et plan memoire correspondant |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2005522884A JP2005522884A (ja) | 2005-07-28 |
JP4662529B2 true JP4662529B2 (ja) | 2011-03-30 |
Family
ID=28676465
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2003585189A Expired - Lifetime JP4662529B2 (ja) | 2002-04-15 | 2003-01-31 | 半導体メモリ・デバイス |
Country Status (7)
Country | Link |
---|---|
US (1) | US7333362B2 (ja) |
EP (1) | EP1495496B1 (ja) |
JP (1) | JP4662529B2 (ja) |
AT (1) | ATE449424T1 (ja) |
DE (1) | DE60330130D1 (ja) |
FR (1) | FR2838554B1 (ja) |
WO (1) | WO2003088366A1 (ja) |
Families Citing this family (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI231039B (en) * | 2004-04-30 | 2005-04-11 | Yield Microelectronics Corp | Non-volatile memory and its operational method |
GB0415995D0 (en) * | 2004-07-16 | 2004-08-18 | Song Aimin | Memory array |
JP4881552B2 (ja) * | 2004-09-09 | 2012-02-22 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP2006202834A (ja) * | 2005-01-18 | 2006-08-03 | Seiko Epson Corp | 半導体記憶装置および半導体記憶装置の製造方法 |
US7402874B2 (en) * | 2005-04-29 | 2008-07-22 | Texas Instruments Incorporated | One time programmable EPROM fabrication in STI CMOS technology |
JP2006344735A (ja) * | 2005-06-08 | 2006-12-21 | Seiko Epson Corp | 半導体装置 |
FR2891398A1 (fr) * | 2005-09-23 | 2007-03-30 | St Microelectronics Sa | Memoire non volatile reprogrammable |
JP2007149947A (ja) * | 2005-11-28 | 2007-06-14 | Nec Electronics Corp | 不揮発性メモリセル及びeeprom |
JP4435095B2 (ja) * | 2006-01-04 | 2010-03-17 | 株式会社東芝 | 半導体システム |
US20070247915A1 (en) * | 2006-04-21 | 2007-10-25 | Intersil Americas Inc. | Multiple time programmable (MTP) PMOS floating gate-based non-volatile memory device for a general-purpose CMOS technology with thick gate oxide |
US7759727B2 (en) * | 2006-08-21 | 2010-07-20 | Intersil Americas Inc. | Method and apparatus for shielding tunneling circuit and floating gate for integration of a floating gate voltage reference in a general purpose CMOS technology |
JP4282705B2 (ja) * | 2006-09-28 | 2009-06-24 | 株式会社東芝 | エージングデバイス及びその製造方法 |
ES2322418B1 (es) * | 2006-10-02 | 2010-03-22 | Universidad De Almeria | Sistema de coexpresion enzimatica para la produccion de d-aminoacidos. |
US7808034B1 (en) * | 2007-01-12 | 2010-10-05 | National Semiconductor Corporation | Non-volatile memory cell with fully isolated substrate as charge storage |
US7663173B1 (en) * | 2007-01-12 | 2010-02-16 | National Semiconductor Corporation | Non-volatile memory cell with poly filled trench as control gate and fully isolated substrate as charge storage |
US7688627B2 (en) * | 2007-04-24 | 2010-03-30 | Intersil Americas Inc. | Flash memory array of floating gate-based non-volatile memory cells |
US7903465B2 (en) * | 2007-04-24 | 2011-03-08 | Intersil Americas Inc. | Memory array of floating gate-based non-volatile memory cells |
US8339862B2 (en) | 2007-12-25 | 2012-12-25 | Genusion, Inc. | Nonvolatile semiconductor memory device |
WO2009123203A1 (ja) * | 2008-04-02 | 2009-10-08 | シャープ株式会社 | 不揮発性半導体記憶装置 |
TWI416713B (zh) * | 2008-09-30 | 2013-11-21 | 國立大學法人九州工業大學 | Floating Gate Type Nonvolatile Memory Configuration |
US7983081B2 (en) * | 2008-12-14 | 2011-07-19 | Chip.Memory Technology, Inc. | Non-volatile memory apparatus and method with deep N-well |
US9324866B2 (en) | 2012-01-23 | 2016-04-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and method for transistor with line end extension |
JP5856836B2 (ja) * | 2011-12-16 | 2016-02-10 | セイコーインスツル株式会社 | 不揮発性半導体記憶装置 |
JP2013187534A (ja) * | 2012-03-08 | 2013-09-19 | Ememory Technology Inc | 消去可能プログラマブル単一ポリ不揮発性メモリ |
EP2639816B1 (en) * | 2012-03-12 | 2019-09-18 | eMemory Technology Inc. | Method of fabricating a single-poly floating-gate memory device |
CN102723333B (zh) * | 2012-07-11 | 2014-09-03 | 无锡来燕微电子有限公司 | 一种具有p+浮栅电极的非挥发性记忆体及其制备方法 |
KR102166525B1 (ko) * | 2014-04-18 | 2020-10-15 | 에스케이하이닉스 주식회사 | 단일층의 게이트를 갖는 불휘발성 메모리소자 및 그 동작방법과, 이를 이용한 메모리 셀어레이 |
CN108257963A (zh) * | 2016-12-29 | 2018-07-06 | 北京同方微电子有限公司 | 一种闪存存储单元 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004363260A (ja) * | 2003-06-04 | 2004-12-24 | Matsushita Electric Ind Co Ltd | 不揮発性半導体記憶装置 |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2677327B2 (ja) * | 1988-07-11 | 1997-11-17 | 株式会社日立製作所 | 半導体装置 |
JPH03179780A (ja) * | 1989-12-07 | 1991-08-05 | Fujitsu Ltd | 半導体装置 |
US5712180A (en) * | 1992-01-14 | 1998-01-27 | Sundisk Corporation | EEPROM with split gate source side injection |
JP2596695B2 (ja) * | 1993-05-07 | 1997-04-02 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Eeprom |
JPH06334194A (ja) * | 1993-05-25 | 1994-12-02 | Fuji Electric Co Ltd | 不揮発性半導体メモリ |
JPH07183410A (ja) * | 1993-12-24 | 1995-07-21 | Mitsubishi Electric Corp | 不揮発性半導体記憶装置 |
US5761121A (en) * | 1996-10-31 | 1998-06-02 | Programmable Microelectronics Corporation | PMOS single-poly non-volatile memory structure |
US5892709A (en) * | 1997-05-09 | 1999-04-06 | Motorola, Inc. | Single level gate nonvolatile memory device and method for accessing the same |
US6936849B1 (en) * | 1997-07-29 | 2005-08-30 | Micron Technology, Inc. | Silicon carbide gate transistor |
US6243289B1 (en) * | 1998-04-08 | 2001-06-05 | Micron Technology Inc. | Dual floating gate programmable read only memory cell structure and method for its fabrication and operation |
EP0975022A1 (en) * | 1998-07-22 | 2000-01-26 | STMicroelectronics S.r.l. | Method for manufacturing electronic devices comprising non-volatile memory cells and LV transistors, with salicided junctions |
US6025625A (en) * | 1999-02-25 | 2000-02-15 | Worldwide Semiconductor Manufacturing Corporation | Single-poly EEPROM cell structure operations and array architecture |
JP2002541669A (ja) * | 1999-03-31 | 2002-12-03 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 不揮発性メモリセルを有する半導体デバイス |
US6559007B1 (en) * | 2000-04-06 | 2003-05-06 | Micron Technology, Inc. | Method for forming flash memory device having a tunnel dielectric comprising nitrided oxide |
EP1402536B1 (en) * | 2001-07-02 | 2006-06-14 | Infineon Technologies AG | Charge coupled eeprom device and corresponding method of operation |
US6700154B1 (en) * | 2002-09-20 | 2004-03-02 | Lattice Semiconductor Corporation | EEPROM cell with trench coupling capacitor |
-
2002
- 2002-07-25 FR FR0209454A patent/FR2838554B1/fr not_active Expired - Fee Related
-
2003
- 2003-01-31 DE DE60330130T patent/DE60330130D1/de not_active Expired - Lifetime
- 2003-01-31 AT AT03709915T patent/ATE449424T1/de not_active IP Right Cessation
- 2003-01-31 US US10/511,712 patent/US7333362B2/en not_active Expired - Lifetime
- 2003-01-31 WO PCT/FR2003/000311 patent/WO2003088366A1/fr active Application Filing
- 2003-01-31 JP JP2003585189A patent/JP4662529B2/ja not_active Expired - Lifetime
- 2003-01-31 EP EP03709915A patent/EP1495496B1/fr not_active Expired - Lifetime
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004363260A (ja) * | 2003-06-04 | 2004-12-24 | Matsushita Electric Ind Co Ltd | 不揮発性半導体記憶装置 |
Also Published As
Publication number | Publication date |
---|---|
US7333362B2 (en) | 2008-02-19 |
EP1495496A1 (fr) | 2005-01-12 |
EP1495496B1 (fr) | 2009-11-18 |
FR2838554B1 (fr) | 2004-07-09 |
DE60330130D1 (de) | 2009-12-31 |
JP2005522884A (ja) | 2005-07-28 |
FR2838554A1 (fr) | 2003-10-17 |
US20050219912A1 (en) | 2005-10-06 |
WO2003088366A1 (fr) | 2003-10-23 |
ATE449424T1 (de) | 2009-12-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4662529B2 (ja) | 半導体メモリ・デバイス | |
US9805806B2 (en) | Non-volatile memory cell and method of operating the same | |
US9508444B2 (en) | 3D non-volatile memory device and method for operating and fabricating the same | |
US7515478B2 (en) | CMOS logic compatible non-volatile memory cell structure, operation, and array configuration | |
US8218370B2 (en) | Memory array of floating gate-based non-volatile memory cells | |
US9224743B2 (en) | Nonvolatile memory device | |
US10410723B2 (en) | Nonvolatile memory cells having lateral coupling structures and nonvolatile memory cell arrays including the same | |
US9659951B1 (en) | Single poly nonvolatile memory cells, arrays thereof, and methods of operating the same | |
US7759720B2 (en) | Non-volatile semiconductor memory device and method of manufacturing the same | |
US10032852B2 (en) | Single poly nonvolatile memory cells | |
US6801456B1 (en) | Method for programming, erasing and reading a flash memory cell | |
US9935117B2 (en) | Single poly nonvolatile memory cells, arrays thereof, and methods of operating the same | |
US20020113272A1 (en) | Embedded type flash memory structure and method for operating the same | |
US7449744B1 (en) | Non-volatile electrically alterable memory cell and use thereof in multi-function memory array | |
WO2013079020A1 (en) | Nor flash memory array structure, mixed nonvolatile flash memory and memory system comprising the same | |
US7889552B2 (en) | Non-volatile semiconductor device | |
CN113160871B (zh) | 基于深p阱工艺的非易失性存储器结构 | |
US7064377B2 (en) | Flash memory cell with buried floating gate and method for operating such a flash memory cell | |
US20030112660A1 (en) | Method for improved programming efficiency in flash memory cells | |
US20030185057A1 (en) | 1T flash memory recovery scheme for over-erasure | |
CN116437669A (zh) | Nor闪存阵列及其操作方法 | |
TWI489593B (zh) | 反及閘快閃記憶體之熱載子程式化 | |
JP2005197328A (ja) | 不揮発性記憶装置、半導体集積回路装置、及び半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20051214 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20091006 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20091224 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20100106 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100405 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100512 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20100728 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20100804 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20101108 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20101207 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20101229 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 4662529 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140114 Year of fee payment: 3 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
EXPY | Cancellation because of completion of term |