JP4424351B2 - 立体的電子回路装置の製造方法 - Google Patents
立体的電子回路装置の製造方法 Download PDFInfo
- Publication number
- JP4424351B2 JP4424351B2 JP2006535695A JP2006535695A JP4424351B2 JP 4424351 B2 JP4424351 B2 JP 4424351B2 JP 2006535695 A JP2006535695 A JP 2006535695A JP 2006535695 A JP2006535695 A JP 2006535695A JP 4424351 B2 JP4424351 B2 JP 4424351B2
- Authority
- JP
- Japan
- Prior art keywords
- resin sheet
- wiring pattern
- substrate
- board
- module unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
- G11C5/04—Supports for storage elements, e.g. memory modules; Mounting or fixing of storage elements on such supports
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/24137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/24227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect not connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the semiconductor or solid-state body being mounted in a cavity or on a protrusion of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1035—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5386—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5387—Flexible insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
- H01L24/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
- H01L2924/1533—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
- H01L2924/15331—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/189—Printed circuits structurally associated with non-printed electric components characterised by the use of a flexible or folded printed circuit
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Combinations Of Printed Boards (AREA)
Description
図1Aは本発明の第1の実施の形態に係る立体的電子回路装置の断面図、図1Bは基板モジュールユニットの断面図、図1Cは基板モジュールの断面図である。
図5Aは、本発明の第2の実施の形態に係る立体的電子回路装置の断面図、図5Bは基板モジュールユニットの断面図、図5Cは基板モジュールの断面図である。図5Aから図5Cにおいて、図1と同じ構成については同じ符号を用い説明を省略する。
図10Aは本発明の第3の実施の形態に係る立体的電子回路装置の断面図、図10Bは基板モジュールユニットの断面図、図10Cは基板モジュールの断面図である。図10Aから図10Cにおいて、図5と同じ構成については同じ符号を用い説明を省略する。
110,250,310 基板モジュールユニット
120 接続端子
130 制御回路
140 第1の配線パターン
150 筐体
160,260,320 基板モジュール
170 貫通導体部
180 第2の配線パターン
190,340,350 電子部品
200 電極端子
210 第1の樹脂シート
210A (第1の樹脂シートの)表面
210B (第1の樹脂シートの)裏面
220,360,370 複合樹脂シート
230 第1のランド
240 第2のランド
270,330 接合電子部品
280 第2の樹脂シート
290 端部
300 ランド
Claims (3)
- 筐体に、接続端子、制御回路および第1の配線パターンを形成するステップと、
一方の面に電極端子が形成された2個の電子部品を一対として、前記電子部品の他方の面同士を接着して一体化した接合電子部品と前記電極端子の表面を露出させるように前記電子部品を埋設した第1の樹脂シートと前記第1の樹脂シートの表面に露出させた前記電極端子と接続する第2の配線パターンと前記第2の配線パターンと接続するとともに、前記第1の樹脂シートの表面まで露出する前記貫通導体部を有する基板モジュールが複数に連続して形成された複合樹脂シートを、前記接合電子部品が対向するように前記基板モジュール毎に折り畳み、前記第2の配線パターン間を接続する前記貫通導体部を有する前記複数の基板モジュール間を第2の樹脂シートを介して積層して一体化し、前記貫通導体部で接続された基板モジュールユニットを形成するステップと、
前記基板モジュールユニットの前記貫通導体部と、前記筐体の前記第1の配線パターンとを接続するステップと、
を備えたことを特徴とする立体的電子回路装置の製造方法。 - 筐体に、接続端子、制御回路および第1の配線パターンを形成するステップと、
一方の面の対向する2辺近傍に電極端子を有する2個の電子部品の他方の面同士を互いの前記電極端子の位置をずらして接着し一体化した接合電子部品と前記電極端子を露出させるように前記接合電子部品を埋設した第1の樹脂シートと前記第1の樹脂シートの表面に露出させた前記電極端子と接続する第2の配線パターンおよび、前記第2の配線パターンと接続するとともに、前記第1の樹脂シートの表面まで露出する貫通導体部を有する基板モジュールが複数に連続して形成された複合樹脂シートを、前記接合電子部品が対向するように前記基板モジュール毎に折り畳み、複数の基板モジュールを積層して一体化し、異なる前記基板モジュール間の前記第2の配線パターン間を前記貫通導体部で接続された基板モジュールユニットを形成するステップと、
前記基板モジュールユニットの前記貫通導体部と、前記筐体の前記第1の配線パターンとを接続するステップと、
を備えたことを特徴とする立体的電子回路装置の製造方法。 - 前記接合電子部品は半導体メモリーからなり、2枚のウエハを電極端子形成面とは反対面同士を対向させ、前記ウエハ上の前記半導体メモリー同士を位置合わせして接着した後、一括して切断して形成することを特徴とする請求項1に記載の立体的電子回路装置の製造方法。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004261091 | 2004-09-08 | ||
JP2004261091 | 2004-09-08 | ||
PCT/JP2005/015892 WO2006027981A1 (ja) | 2004-09-08 | 2005-08-31 | 立体的電子回路装置とそれを用いた電子機器およびその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPWO2006027981A1 JPWO2006027981A1 (ja) | 2008-05-08 |
JP4424351B2 true JP4424351B2 (ja) | 2010-03-03 |
Family
ID=36036266
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2006535695A Expired - Fee Related JP4424351B2 (ja) | 2004-09-08 | 2005-08-31 | 立体的電子回路装置の製造方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US7768795B2 (ja) |
JP (1) | JP4424351B2 (ja) |
CN (1) | CN100539135C (ja) |
WO (1) | WO2006027981A1 (ja) |
Families Citing this family (42)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7215018B2 (en) | 2004-04-13 | 2007-05-08 | Vertical Circuits, Inc. | Stacked die BGA or LGA component assembly |
US7901989B2 (en) | 2006-10-10 | 2011-03-08 | Tessera, Inc. | Reconstituted wafer level stacking |
US8513789B2 (en) | 2006-10-10 | 2013-08-20 | Tessera, Inc. | Edge connect wafer level stacking with leads extending along edges |
US8723332B2 (en) | 2007-06-11 | 2014-05-13 | Invensas Corporation | Electrically interconnected stacked die assemblies |
WO2009001621A1 (ja) * | 2007-06-26 | 2008-12-31 | Murata Manufacturing Co., Ltd. | 部品内蔵基板の製造方法 |
EP2186134A2 (en) * | 2007-07-27 | 2010-05-19 | Tessera, Inc. | Reconstituted wafer stack packaging with after-applied pad extensions |
US8551815B2 (en) | 2007-08-03 | 2013-10-08 | Tessera, Inc. | Stack packages using reconstituted wafers |
US8043895B2 (en) | 2007-08-09 | 2011-10-25 | Tessera, Inc. | Method of fabricating stacked assembly including plurality of stacked microelectronic elements |
WO2009035849A2 (en) | 2007-09-10 | 2009-03-19 | Vertical Circuits, Inc. | Semiconductor die mount by conformal die coating |
KR101554761B1 (ko) | 2008-03-12 | 2015-09-21 | 인벤사스 코포레이션 | 지지부에 실장되는 전기적으로 인터커넥트된 다이 조립체 |
US7863159B2 (en) | 2008-06-19 | 2011-01-04 | Vertical Circuits, Inc. | Semiconductor die separation method |
US9153517B2 (en) | 2008-05-20 | 2015-10-06 | Invensas Corporation | Electrical connector between die pad and z-interconnect for stacked die assemblies |
EP2308087B1 (en) | 2008-06-16 | 2020-08-12 | Tessera, Inc. | Stacking of wafer-level chip scale packages having edge contacts |
JP2010021306A (ja) * | 2008-07-10 | 2010-01-28 | Hitachi Ltd | 半導体装置 |
JP5112275B2 (ja) * | 2008-12-16 | 2013-01-09 | 新光電気工業株式会社 | 半導体装置及び半導体装置の製造方法 |
JP5550252B2 (ja) * | 2009-04-06 | 2014-07-16 | キヤノン株式会社 | 半導体装置の製造方法 |
WO2010116694A2 (en) | 2009-04-06 | 2010-10-14 | Canon Kabushiki Kaisha | Method of manufacturing semiconductor device |
JP5528000B2 (ja) * | 2009-04-06 | 2014-06-25 | キヤノン株式会社 | 半導体装置の製造方法 |
JP5215244B2 (ja) * | 2009-06-18 | 2013-06-19 | 新光電気工業株式会社 | 半導体装置 |
KR101715426B1 (ko) | 2009-06-26 | 2017-03-10 | 인벤사스 코포레이션 | 지그재그 구조로 적층된 다이용 전기 인터커넥트 |
WO2011056668A2 (en) | 2009-10-27 | 2011-05-12 | Vertical Circuits, Inc. | Selective die electrical insulation additive process |
TWI544604B (zh) | 2009-11-04 | 2016-08-01 | 英維瑟斯公司 | 具有降低應力電互連的堆疊晶粒總成 |
JP5902102B2 (ja) * | 2010-02-22 | 2016-04-13 | インターポーザーズ ゲーエムベーハー | 半導体モジュールを製造するための方法およびシステム |
WO2013121976A1 (ja) * | 2012-02-17 | 2013-08-22 | 株式会社村田製作所 | 部品内蔵基板 |
JP5574068B2 (ja) * | 2012-02-17 | 2014-08-20 | 株式会社村田製作所 | 部品内蔵基板 |
JP6171280B2 (ja) * | 2012-07-31 | 2017-08-02 | 味の素株式会社 | 半導体装置の製造方法 |
US8860202B2 (en) * | 2012-08-29 | 2014-10-14 | Macronix International Co., Ltd. | Chip stack structure and manufacturing method thereof |
US8963311B2 (en) * | 2012-09-26 | 2015-02-24 | Apple Inc. | PoP structure with electrically insulating material between packages |
CN103811475A (zh) * | 2012-11-02 | 2014-05-21 | 钰桥半导体股份有限公司 | 具有背对背内嵌半导体元件及内建定位件的半导体组体板 |
EP3050101B1 (en) | 2013-09-27 | 2020-04-22 | Intel Corporation | Method for interconnecting stacked semiconductor devices |
KR102084540B1 (ko) * | 2013-10-16 | 2020-03-04 | 삼성전자주식회사 | 반도체 패키지 및 그 제조방법 |
US9490195B1 (en) | 2015-07-17 | 2016-11-08 | Invensas Corporation | Wafer-level flipped die stacks with leadframes or metal foil interconnects |
US9871019B2 (en) | 2015-07-17 | 2018-01-16 | Invensas Corporation | Flipped die stack assemblies with leadframe interconnects |
US9825002B2 (en) | 2015-07-17 | 2017-11-21 | Invensas Corporation | Flipped die stack |
US9786632B2 (en) * | 2015-07-30 | 2017-10-10 | Mediatek Inc. | Semiconductor package structure and method for forming the same |
CN105023901B (zh) * | 2015-08-13 | 2017-10-24 | 上海航天电子通讯设备研究所 | 一种基于铝基板的三维叠层芯片的封装结构及其制备方法 |
FR3042308B1 (fr) * | 2015-10-13 | 2018-02-16 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Boitier pour composants microelectroniques |
US9508691B1 (en) | 2015-12-16 | 2016-11-29 | Invensas Corporation | Flipped die stacks with multiple rows of leadframe interconnects |
US10566310B2 (en) | 2016-04-11 | 2020-02-18 | Invensas Corporation | Microelectronic packages having stacked die and wire bond interconnects |
US9595511B1 (en) | 2016-05-12 | 2017-03-14 | Invensas Corporation | Microelectronic packages and assemblies with improved flyby signaling operation |
US9728524B1 (en) | 2016-06-30 | 2017-08-08 | Invensas Corporation | Enhanced density assembly having microelectronic packages mounted at substantial angle to board |
TWI700798B (zh) * | 2018-07-12 | 2020-08-01 | 南韓商三星電子股份有限公司 | 半導體封裝 |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR0134648B1 (ko) * | 1994-06-09 | 1998-04-20 | 김광호 | 노이즈가 적은 적층 멀티칩 패키지 |
KR100447035B1 (ko) * | 1996-11-21 | 2004-09-07 | 가부시키가이샤 히타치세이사쿠쇼 | 반도체 장치의 제조방법 |
JP3375555B2 (ja) * | 1997-11-25 | 2003-02-10 | 松下電器産業株式会社 | 回路部品内蔵モジュールおよびその製造方法 |
US6038133A (en) * | 1997-11-25 | 2000-03-14 | Matsushita Electric Industrial Co., Ltd. | Circuit component built-in module and method for producing the same |
JP2000269411A (ja) | 1999-03-17 | 2000-09-29 | Shinko Electric Ind Co Ltd | 半導体装置及びその製造方法 |
JP2001077294A (ja) | 1999-09-02 | 2001-03-23 | Nec Corp | 半導体装置 |
JP2001175834A (ja) | 1999-12-17 | 2001-06-29 | Toshiba Corp | カード型電子機器およびその製造方法 |
JP2001217388A (ja) * | 2000-02-01 | 2001-08-10 | Sony Corp | 電子装置およびその製造方法 |
JP4436582B2 (ja) * | 2000-10-02 | 2010-03-24 | パナソニック株式会社 | カード型記録媒体及びその製造方法 |
WO2002028662A1 (fr) * | 2000-10-02 | 2002-04-11 | Matsushita Electric Industrial Co., Ltd. | Support d'enregistrement de type carte et procede de fabrication dudit support |
DE10164800B4 (de) * | 2001-11-02 | 2005-03-31 | Infineon Technologies Ag | Verfahren zur Herstellung eines elektronischen Bauelements mit mehreren übereinander gestapelten und miteinander kontaktierten Chips |
JP2003218319A (ja) | 2002-01-18 | 2003-07-31 | Ibiden Co Ltd | マルチチップ半導体装置 |
TW200302685A (en) * | 2002-01-23 | 2003-08-01 | Matsushita Electric Ind Co Ltd | Circuit component built-in module and method of manufacturing the same |
JP3524545B2 (ja) * | 2002-01-23 | 2004-05-10 | 松下電器産業株式会社 | 回路部品内蔵モジュールの製造方法 |
JP2006165175A (ja) * | 2004-12-06 | 2006-06-22 | Alps Electric Co Ltd | 回路部品モジュールおよび電子回路装置並びに回路部品モジュールの製造方法 |
-
2005
- 2005-08-31 US US11/660,515 patent/US7768795B2/en not_active Expired - Fee Related
- 2005-08-31 CN CNB2005800296137A patent/CN100539135C/zh not_active Expired - Fee Related
- 2005-08-31 JP JP2006535695A patent/JP4424351B2/ja not_active Expired - Fee Related
- 2005-08-31 WO PCT/JP2005/015892 patent/WO2006027981A1/ja active Application Filing
Also Published As
Publication number | Publication date |
---|---|
WO2006027981A1 (ja) | 2006-03-16 |
CN100539135C (zh) | 2009-09-09 |
US20080094793A1 (en) | 2008-04-24 |
US7768795B2 (en) | 2010-08-03 |
CN101015057A (zh) | 2007-08-08 |
JPWO2006027981A1 (ja) | 2008-05-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4424351B2 (ja) | 立体的電子回路装置の製造方法 | |
JP4716038B2 (ja) | 電子部品及びその製造方法 | |
TW473950B (en) | Semiconductor device and its manufacturing method, manufacturing apparatus, circuit base board and electronic machine | |
JP5084509B2 (ja) | 集積回路チップの外面に露出した端子で相互接続するための相互接続要素およびその製造方法、複数の前記相互接続要素を含む多層相互配線基板およびその製造方法、ならびに多層配線基板の製造方法 | |
JP4225036B2 (ja) | 半導体パッケージ及び積層型半導体パッケージ | |
WO2011102561A1 (ja) | 多層プリント配線基板およびその製造方法 | |
JP5610105B1 (ja) | 電子部品内蔵モジュール | |
US6521483B1 (en) | Semiconductor device, method of manufacture thereof, circuit board, and electronic device | |
JP2009164160A (ja) | 半導体デバイス積層体および実装方法 | |
JP4407527B2 (ja) | 部品内蔵モジュールの製造方法 | |
JP5462450B2 (ja) | 部品内蔵プリント配線板及び部品内蔵プリント配線板の製造方法 | |
JP4285339B2 (ja) | 回路モジュールおよび回路モジュールの製造方法 | |
JP4285309B2 (ja) | 電子回路モジュールの製造方法と多層電子回路モジュールおよびその製造方法 | |
JP2000299542A (ja) | 積層型回路基板およびその製造方法 | |
JP5641072B2 (ja) | 回路基板 | |
JP2007251225A (ja) | 半導体パッケージ及び積層型半導体パッケージ | |
JP2005135995A (ja) | 回路部品内蔵モジュール、回路部品内蔵モジュールの製造方法、および多層構造回路部品内蔵モジュール、多層構造回路部品内蔵モジュールの製造方法 | |
JP4329251B2 (ja) | 積層型半導体装置の製造方法 | |
JP2003031954A (ja) | 電子部品内蔵型多層基板とその製造方法 | |
JP2006202870A (ja) | 立体的電子回路モジュールとその製造方法およびそれらを用いた電子装置 | |
JP4479392B2 (ja) | メモリーモジュール製造方法 | |
JP2000277681A (ja) | 配線基板、半導体装置及びその製造方法、回路基板並びに電子機器 | |
JP4715870B2 (ja) | 半導体パッケージ及び積層型半導体パッケージ | |
JPH06326475A (ja) | 突起状接点部付き多層回路基板とその接続方法 | |
JP2007214583A (ja) | 半導体装置及びその製造方法、回路基板並びに電子機器 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090526 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090727 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090818 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20091019 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20091117 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20091130 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121218 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121218 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131218 Year of fee payment: 4 |
|
LAPS | Cancellation because of no payment of annual fees |