JP3637330B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP3637330B2 JP3637330B2 JP2002141495A JP2002141495A JP3637330B2 JP 3637330 B2 JP3637330 B2 JP 3637330B2 JP 2002141495 A JP2002141495 A JP 2002141495A JP 2002141495 A JP2002141495 A JP 2002141495A JP 3637330 B2 JP3637330 B2 JP 3637330B2
- Authority
- JP
- Japan
- Prior art keywords
- gate
- semiconductor device
- wiring
- source electrode
- trench
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065 semiconductor Substances 0.000 title claims description 30
- 239000010410 layer Substances 0.000 claims description 33
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 33
- 229920005591 polysilicon Polymers 0.000 claims description 33
- 229910021332 silicide Inorganic materials 0.000 claims description 13
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 13
- 239000011229 interlayer Substances 0.000 claims description 8
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims 2
- 229910052782 aluminium Inorganic materials 0.000 claims 2
- 239000010949 copper Substances 0.000 claims 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims 1
- 229910052802 copper Inorganic materials 0.000 claims 1
- 238000002604 ultrasonography Methods 0.000 claims 1
- 238000009792 diffusion process Methods 0.000 description 8
- 238000000034 method Methods 0.000 description 8
- 239000012535 impurity Substances 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- 239000000463 material Substances 0.000 description 5
- 239000000758 substrate Substances 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 4
- 229910052814 silicon oxide Inorganic materials 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 238000001020 plasma etching Methods 0.000 description 3
- 238000004544 sputter deposition Methods 0.000 description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/4824—Pads with extended contours, e.g. grid structure, branch structure, finger structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/37001—Core members of the connector
- H01L2224/37099—Material
- H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/37117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/37124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/37001—Core members of the connector
- H01L2224/37099—Material
- H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/37138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/37147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/4005—Shape
- H01L2224/4009—Loop shape
- H01L2224/40091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/40245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/40245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/40247—Connecting the strap to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73221—Strap and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/842—Applying energy for connecting
- H01L2224/84201—Compression bonding
- H01L2224/84205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41741—Source or drain electrodes for field effect devices for vertical or pseudo-vertical devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4916—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
- H01L29/4925—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement
- H01L29/4941—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement with a barrier layer between the silicon and the metal or metal silicide upper layer, e.g. Silicide/TiN/Polysilicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2924/15738—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
- H01L2924/15747—Copper [Cu] as principal constituent
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Electrodes Of Semiconductors (AREA)
Description
【発明の属する技術分野】
本発明は、半導体装置に係り、特にMOSFET(絶縁ゲート型電界効果トランジスタ)の表面ソース電極がストラップを介してリードフレームに電気的に接続された半導体装置に関するもので、例えばトレンチゲート型のパワーMOSFETに使用されるものである。
【0002】
【従来の技術】
図4は、ワイヤボンディング構造を採用したトレンチゲート型のパワーMOSFET(従来例)の一部を概略的に示す平面図であり、図5は図4中のB−B線に沿う構造を概略的に示す断面図である。
【0003】
このパワーMOSFETは、ソース拡散層4 に連なる表面ソース電極(Source-AL )13およびゲートポリシリコン配線7aに連なる表面ゲート電極(Gate-AL )14を有するMOSFET素子が形成された半導体チップ40がリードフレーム(図示せず)上に搭載されている。そして、前記表面ソース電極13を前記リードフレームに電気的に接続するようにワイヤ(Source-Wire )41がボンディング接続されており、前記表面ゲート電極14を前記リードフレームのリード部に電気的に接続するようにワイヤ(Gate-Wire )15がボンディング接続されている。
【0004】
前記表面ソース電極13および表面ゲート電極14はそれぞれAlを主成分とするAl電極が用いられている。また、ゲートポリシリコン配線7aの一部は、ソース拡散層4 の配列内で平面ストライプ状に形成されており、ゲートの素子内部抵抗(以下、rgと記す)を下げる目的でAlを主成分とするゲートAl(Gate-Al )配線42が前記ゲートポリシリコン配線7aの上面にコンタクトするように形成されている。この場合、ゲートAl配線42は表面ソース電極13に対して平面櫛状に入り組むように形成されている。
【0005】
一方、近年、パワーMOSFETの低オン抵抗化が強く要望されており、それを実現するパッケージの一つとして、例えば特開2000-114445 などに代表されるように、表面ソース電極をストラップにより接続するストラップ構造が注目されている。
【0006】
従来のパワーMOSFETのストラップ構造は、表面ソース電極上にAgペースト等の接着剤を介してCu材のストラップを接続している。
【0007】
しかし、上記したようなストラップ構造は、パワーMOSFETに対する温度サイクルテスト等の信頼性試験において、チップ表面のAl電極、Agペースト、Cuストラップ、Cuリードフレームの熱膨張係数がそれぞれ異なるので、パワーMOSFETの寿命が短くなるという問題を内在する。
【0008】
この問題を解決するため、超音波(以下、USと記す)を用いてストラップを接続する方法が提案されている。
【0009】
図6は、ストラップ構造を採用したパワーMOSFET(提案例)の一部を概略的に示す平面図、図7は図6中のB−B線に沿う構造を概略的に示す断面図である。図6および図7において、図4および図5中と同一部分には同一符号を付している。
【0010】
このパワーMOSFETのストラップ構造は、表面ソース電極13上にCu材またはAl材のストラップ(Source-Strup)16をUS接続することによって、ストラップ構造の信頼性は飛躍的に向上する。
【0011】
この場合、表面ソース電極13上にストラップがUS接続されるので、図4に示した従来例と同様にゲートAl配線42が存在すると、その近傍でストラップがUS接続される時に、ゲートAl配線42の崩れによりゲートAl配線42が表面ソース電極13と短絡し、ゲートG−ソースS間のショート不良が多発する。
【0012】
したがって、図6に示すようにゲートAl配線を省略し、表面ソース電極13に対してゲートAl配線42が平面櫛状に入り組まないようにしている。
【0013】
しかし、ゲートAl配線42の存在はゲートの素子内部抵抗rgに大きく影響し、図6に示す提案例のようにゲートAl配線を省略すると、rgは、従来例のゲートAl配線42が存在する場合の1.5Ω程度に比べて約2倍(3Ω程度)に上昇する。このrgの上昇は、パワーMOSFETを同期整流の用途に使用しようとする場合に変換効率を低下させるようになるので、同期整流の用途に使用できなくなる。
【0014】
【発明が解決しようとする課題】
上記したように従来提案されているパワーMOSFETは、信頼性を向上させるために表面ソース電極上にストラップを超音波接続する場合に、ゲートAl配線を設けることができず、ゲートの素子内部抵抗rgが上昇する原因になるという問題があった。
【0015】
本発明は上記の問題点を解決すべくなされたもので、半導体素子の表面ソース電極上に接続されるストラップ構造の信頼性を向上させることと、半導体素子のゲートの素子内部抵抗rgを低く維持することを両立させ得る半導体装置を提供することを目的とする。
【0016】
【課題を解決するための手段】
本発明の半導体装置は、ソース拡散層に連なる表面ソース電極およびゲートポリシリコン配線に連なる表面ゲート電極を有する半導体素子が形成されており、前記ゲートポリシリコン配線の上面の少なくとも一部がシリサイド化されている半導体チップと、前記半導体チップを搭載したリードフレームに前記表面ソース電極を電気的に接続するように超音波を用いて接続されたストラップと、前記半導体素子のゲート電極を前記リードフレームのリード部に電気的に接続する配線とを具備することを特徴とする。
【0017】
【発明の実施の形態】
以下、図面を参照して本発明の実施の形態を詳細に説明する。
【0018】
<第1の実施形態>
図1は、本発明の第1の実施形態に係るストラップ構造を採用したトレンチゲート型のパワーN(チャネル)MOSFETの一部を概略的に示す平面図、図2は図1中のB−B線に沿う構造を概略的に示す断面図である。
【0019】
図1および図2に示すパワーMOSFETは、ソース拡散層4に連なる表面ソース電極(Source-AL )13およびゲートポリシリコン配線7aに連なる表面ゲート電極(Gate-AL )14を有するMOSFET素子が形成された半導体チップ20がリードフレーム(図示せず)上に搭載されている。
【0020】
そして、前記表面ゲート電極14を前記リードフレームのリード部に電気的に接続する配線、本例ではワイヤ(Gate-Wire )15がボンディング接続されている。
【0021】
さらに、表面ソース電極13を前記リードフレームに電気的に接続するように、表面ソース電極13上にCu材またはAl材のストラップ(Source-Strup)16がUS接続されている。
【0022】
前記半導体チップ20において、1はN+型シリコン基板、2はN+型シリコン基板の一方の主面に形成されたN型のエピタキシャル層、3はエピタキシャル層2の表面に形成されたPベース領域、4はPベース領域3の表面に選択的に形成されたN+ソース領域である。5はPベース領域3の表面からN+ソース領域4の一部を貫いてエピタキシャル層2に達するように形成されたゲートトレンチ、6はN+ソース領域4の表面およびゲートトレンチ5の内面に形成された絶縁ゲート酸化膜(シリコン酸化膜)である。
【0023】
7aはシリコン酸化膜6上にN型不純物が高濃度にドープされたポリシリコン膜が堆積されてパターニングされたゲートポリシリコン配線、7bは上記ポリシリコン膜がゲートトレンチ5内に埋め込まれ、上記ゲートポリシリコン配線7aに連なるトレンチゲートである。
【0024】
8はゲートポリシリコン配線7aの上面の一部を露出させた状態で残り表面を覆う絶縁膜、9はゲートポリシリコン配線7aの上面の露出部分に形成された例えばTi/ TiNシリサイド層である。
【0025】
10は基板上面を覆う層間絶縁膜、11は層間絶縁膜10およびその下層のシリコン酸化膜6およびN+ソース領域4に対してPベース領域3に達するように選択的に開口されたコンタクト孔、12はコンタクト孔11の底部周辺に形成され、N+ソース領域4とのオーミックコンタクトをとるための拡散層である。また、チップ周辺部でゲートポリシリコン配線7a上のシリサイド層9上の層間絶縁膜10にコンタクト孔(図示せず)が形成されている。
【0026】
13、14、14aは層間絶縁膜10上にスパッタ蒸着されてパターニングされたメタル(例えばAl)であり、13は前記コンタクト孔11を介してN+ソース領域4に連なる表面ソース電極、14aは前記チップ周辺部のコンタクト孔(図示せず)を介してゲートポリシリコン配線7aの上面のシリサイド層9にコンタクトしている配線、14は上記配線aに連なる表面ゲート電極(パッド部)となる。なお、N+型シリコン基板1の他方の主面(裏面)には、メタル(例えばAl)からなるドレイン(Drain )電極(図示せず)が形成される。
【0027】
以下、図1および図2に示した半導体チップ20のMOSFET素子の製造方法の一例について説明する。
【0028】
まず、N+型のシリコンからなる半導体ウェーハ1の主面に、N型のエピタキシャル層2をエピタキシャル成長により形成する。そして、イオン注入法を用いて前記エピタキシャル層2の表面にP型の不純物、例えばボロンを打ち込み、拡散させてPベース領域3を形成する。
【0029】
次に、イオン注入法を用いてN型の不純物、例えばひ素をPベース領域3に選択的に打ち込み、拡散させて表面にソース領域4を形成する。
【0030】
次に、Pベース領域3の表面から前記N+層4の一部を貫いて前記エピタキシャル層2に達するようにゲートトレンチ5を例えば反応性イオンエッチング(Reactive Ion Etching; RIE)法により選択的にエッチングする。
【0031】
次に、ウェーハ上面を酸化させて絶縁ゲート酸化膜(シリコン酸化膜)6を形成する。
【0032】
その後、ゲート電極用のN型不純物が高濃度にドープされたポリシリコン膜をゲートトレンチ5が十分に埋まるまで堆積し、ゲートの配線部分以外をシリコン表面まで選択的にエッチングする。これにより、ゲートポリシリコン配線7aおよびトレンチゲート7bが形成される。
【0033】
次に、ウェーハ上面に絶縁膜8をCVD法により堆積し、パターニングによりゲートポリシリコン配線7aの一部分を露出させ、その上から例えばTi/ TiNをスパッタ法により堆積させ、例えば急速熱処理(RTA)を加えてシリサイド層9を形成する。
【0034】
その後、絶縁層間膜10をCVD法により堆積し、ソース領域4とのコンタクト孔11をRIE法により設け、コンタクト孔11中にP型の不純物、例えばボロンを打ち込み拡散させてソース領域4とのオーミックをとるための拡散層12を形成する。
【0035】
その後、表面ソース電極13、表面ゲート電極14、配線14aとなるメタルをスパッタ法により蒸着する。最後に、ウェーハ裏面にドレイン電極を形成し前記したようなトレンチゲート型パワーNMOSFETを得る。
【0036】
上記実施例のトレンチゲート型のパワーNMOSFETは、表面ソース電極13上にストラップ16を超音波接続することにより、ストラップ構造の信頼性を向上させることができる。
【0037】
また、ゲートポリシリコン配線7aの上面の一部をシリサイド化してシリサイド層9を形成し、このシリサイド層9にコンタクトする配線14aを介して表面ゲート電極14を接続することにより、ゲートAl配線(図4中の42)を設けた場合と同等の低い値(1.5Ω程度)の素子内部抵抗rgを実現することができる。これにより、従来例で用いていたゲートAl配線(図4中の42)を省略することができる。
【0038】
したがって、ストラップ構造でありながらオン抵抗を下げたトレンチゲート型のパワーNMOSFETを実現することができる。
【0039】
<第2の実施形態>
図3は、本発明の第2の実施形態に係るストラップ構造を採用したトレンチゲート型のパワーNMOSFETの一部を概略的に示す断面図である。
【0040】
第2の実施形態のパワーNMOSFETは、前述した第1の実施形態のパワーNMOSFETと比べて、平面パターンは同じであるが、ゲートポリシリコン配線部の断面構造および形成工程が以下に述べるように異なり、その他は同じであるので、図3において図2中と同一部分には同一符号を付している。
【0041】
即ち、ゲート電極用のN型不純物が高濃度にドープされたポリシリコン膜をゲートトレンチ5が十分に埋まるまで堆積し、ゲートの配線部分以外をシリコン表面まで選択的にエッチングしてゲートポリシリコン配線7aおよびトレンチゲート7bを形成するまでは、第1の実施形態と同様である。この後、ウェーハ上面に絶縁膜8を堆積することなく、例えばTi/ TiNをスパッタ法により堆積させ、RTAによる熱処理を加えてシリサイド化し、シリサイド層9を形成する。これと同時に、トレンチゲート7bのポリシリコン上層部もシリサイド化し、シリサイド層9を形成する。この後、層間絶縁膜10を形成する。
【0042】
上記第2の実施形態によれば、ゲートポリシリコン配線7aの上面の一部を露出させた状態で残り表面を覆う絶縁膜8が省略されており、ゲートポリシリコン配線7aの上面全面におよびトレンチゲート7bのポリシリコン上面にTi/ TiNシリサイド層9が形成されている。
【0043】
このような構造でも、前述した第1の実施形態のパワーNMOSFETと同等の効果を有する。
【0044】
なお、上記各実施例では、トレンチゲート型パワーNMOSFETを例にとったが、本発明は、トレンチゲート型パワーPMOSFETやIGBTにも上記各実施例に準じて適用可能であることはいうまでもない。
【0045】
【発明の効果】
上述したように本発明の半導体装置によれば、半導体素子の表面ソース電極上にストラップを超音波接続することでストラップ構造の信頼性を向上させることができるともに、しかも、半導体素子のゲートポリシリコン配線の上面の少なくとも一部をシリサイド化させることでゲートの素子内部抵抗rgを低く維持することができる。
【図面の簡単な説明】
【図1】本発明の第1の実施形態に係るストラップ構造を採用したトレンチゲート型のパワーNMOSFETの一部を概略的に示す平面図。
【図2】図1中のB−B線に沿う構造を概略的に示す断面図。
【図3】本発明の第2の実施形態に係るストラップ構造を採用したトレンチゲート型のパワーNMOSFETの一部を概略的に示す断面図。
【図4】従来のワイヤボンディング構造を採用したトレンチゲート型のパワーMOSFETの一部を概略的に示す平面図。
【図5】図4中のB−B線に沿う構造を概略的に示す断面図。
【図6】従来提案されているストラップ構造を採用したパワーMOSFETの一部を概略的に示す平面図。
【図7】図6中のB−B線に沿う構造を概略的に示す断面図。
【符号の説明】
1…N+ 型半導体基板、
2…N型エピタキシャル層、
3…Pベース領域、
4…N+型ソース拡散層、
5…ゲートトレンチ、
6…ゲート酸化膜、
7a…ゲートポリシリコン配線、
7b…トレンチゲート、
8…絶縁膜、
9…シリサイド層、
10…絶縁層間膜、
11…コンタクト孔、
12…P+型不純物拡散層、
13…表面ソース電極、
14…表面ゲート電極、
15…ゲートワイヤ、
16…ソースストラップ、
20…半導体チップ。
Claims (7)
- 互いに対向する第1および第2の表面を有し、各々が共通するドレイン領域と、各々がソース領域およびゲート領域を有する複数個のセルを含む半導体チップと、
前記各ゲート領域を互いに接続し、少なくとも表面の一部にシリサイド層を有するゲートポリシリコン配線層と、
前記各ソース領域に接続され、絶縁膜を介して前記ゲートポリシリコン配線層を覆うように前記第1の表面に設けられた表面ソース電極と、
超音波により前記表面ソース電極に結合されたストラップ部材と、
前記ゲートポリシリコン配線層に接続され、前記第1の表面に設けられた表面ゲート電極と、
前記第2の表面に設けられ、前記複数個のセルに共通するドレイン電極と
を具備することを特徴とする半導体装置。 - 前記絶縁膜は層間絶縁膜であることを特徴とする請求項1記載の半導体装置。
- 前記ゲートポリシリコン配線層に連なるポリシリコンが埋め込まれたトレンチゲートを有し、前記トレンチゲート内のポリシリコンの上部にシリサイド層を有することを特徴とする請求項1又は2記載の半導体装置。
- 前記半導体チップはリードフレームに搭載されることを特徴とする請求項1記載の半導体装置。
- 前記表面ソース電極はアルミニウム(Al)を主成分とすることを特徴とする請求項1記載の半導体装置。
- 前記ストラップ部材は銅(Cu)またはアルミニウム(Al)を主成分とすることを特徴とする請求項1記載の半導体装置。
- 前記複数個のセルはMOSFETおよびIGBTから選択された1つであることを特徴とする請求項1記載の半導体装置。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002141495A JP3637330B2 (ja) | 2002-05-16 | 2002-05-16 | 半導体装置 |
US10/438,814 US6930355B2 (en) | 2002-05-16 | 2003-05-16 | Silicided trench gate power mosfets ultrasonically bonded to a surface source electrode |
US11/140,231 US20050247974A1 (en) | 2002-05-16 | 2005-05-31 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002141495A JP3637330B2 (ja) | 2002-05-16 | 2002-05-16 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2003332576A JP2003332576A (ja) | 2003-11-21 |
JP3637330B2 true JP3637330B2 (ja) | 2005-04-13 |
Family
ID=29702059
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2002141495A Expired - Lifetime JP3637330B2 (ja) | 2002-05-16 | 2002-05-16 | 半導体装置 |
Country Status (2)
Country | Link |
---|---|
US (2) | US6930355B2 (ja) |
JP (1) | JP3637330B2 (ja) |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004111885A (ja) | 2002-07-23 | 2004-04-08 | Toshiba Corp | 半導体装置 |
US6818939B1 (en) * | 2003-07-18 | 2004-11-16 | Semiconductor Components Industries, L.L.C. | Vertical compound semiconductor field effect transistor structure |
JP3906213B2 (ja) * | 2004-03-10 | 2007-04-18 | 株式会社東芝 | 半導体装置 |
JP2006032873A (ja) * | 2004-07-22 | 2006-02-02 | Toshiba Corp | ストラップボンディング装置及びストラップボンディング方法 |
US20060163650A1 (en) * | 2005-01-27 | 2006-07-27 | Ling Ma | Power semiconductor device with endless gate trenches |
US20080042208A1 (en) * | 2006-08-16 | 2008-02-21 | Force Mos Technology Co., Ltd. | Trench mosfet with esd trench capacitor |
US20080042222A1 (en) * | 2006-08-16 | 2008-02-21 | Force Mos Technology Co., Ltd. | Trench mosfet with copper metal connections |
US7629646B2 (en) * | 2006-08-16 | 2009-12-08 | Force Mos Technology Co., Ltd. | Trench MOSFET with terraced gate and manufacturing method thereof |
JP2008078561A (ja) * | 2006-09-25 | 2008-04-03 | Toshiba Corp | 半導体装置及びその製造方法 |
US8237268B2 (en) * | 2007-03-20 | 2012-08-07 | Infineon Technologies Ag | Module comprising a semiconductor chip |
JP2009081198A (ja) * | 2007-09-25 | 2009-04-16 | Toshiba Corp | 半導体装置 |
US20100013009A1 (en) * | 2007-12-14 | 2010-01-21 | James Pan | Structure and Method for Forming Trench Gate Transistors with Low Gate Resistance |
JP2009164183A (ja) | 2007-12-28 | 2009-07-23 | Toshiba Corp | 半導体装置及びその製造方法 |
CN101728266B (zh) * | 2008-10-15 | 2011-12-07 | 尼克森微电子股份有限公司 | 沟渠式功率半导体的制作方法 |
DE112010000882B4 (de) * | 2009-02-24 | 2015-03-19 | Mitsubishi Electric Corporation | Siliziumkarbid-Halbleitervorrichtung |
CN101826551B (zh) * | 2009-03-03 | 2012-12-05 | M-Mos半导体香港有限公司 | 具有低栅电阻的沟槽型半导体功率器件及其制备方法 |
US8143125B2 (en) * | 2009-03-27 | 2012-03-27 | Fairchild Semiconductor Corporation | Structure and method for forming a salicide on the gate electrode of a trench-gate FET |
JP5777319B2 (ja) * | 2010-10-27 | 2015-09-09 | 三菱電機株式会社 | 半導体装置 |
US10438813B2 (en) | 2017-11-13 | 2019-10-08 | Alpha And Omega Semiconductor (Cayman) Ltd. | Semiconductor device having one or more titanium interlayers and method of making the same |
CN109524472A (zh) * | 2018-12-29 | 2019-03-26 | 华羿微电子股份有限公司 | 新型功率mosfet器件及其制备方法 |
US20210343847A1 (en) * | 2020-04-30 | 2021-11-04 | Cree, Inc. | Diffusion and/or enhancement layers for electrical contact regions |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2944840B2 (ja) * | 1993-03-12 | 1999-09-06 | 株式会社日立製作所 | 電力用半導体装置 |
JP3516789B2 (ja) * | 1995-11-15 | 2004-04-05 | 三菱電機株式会社 | 半導体パワーモジュール |
JPH10321855A (ja) * | 1997-03-18 | 1998-12-04 | Toshiba Corp | 高耐圧半導体装置 |
US6063678A (en) * | 1998-05-04 | 2000-05-16 | Xemod, Inc. | Fabrication of lateral RF MOS devices with enhanced RF properties |
US6040626A (en) * | 1998-09-25 | 2000-03-21 | International Rectifier Corp. | Semiconductor package |
US6307755B1 (en) * | 1999-05-27 | 2001-10-23 | Richard K. Williams | Surface mount semiconductor package, die-leadframe combination and leadframe therefor and method of mounting leadframes to surfaces of semiconductor die |
US6545364B2 (en) * | 2000-09-04 | 2003-04-08 | Sanyo Electric Co., Ltd. | Circuit device and method of manufacturing the same |
JP3639515B2 (ja) | 2000-09-04 | 2005-04-20 | 三洋電機株式会社 | Mosfetの実装構造の製造方法 |
US6586833B2 (en) * | 2000-11-16 | 2003-07-01 | Silicon Semiconductor Corporation | Packaged power devices having vertical power mosfets therein that are flip-chip mounted to slotted gate electrode strip lines |
-
2002
- 2002-05-16 JP JP2002141495A patent/JP3637330B2/ja not_active Expired - Lifetime
-
2003
- 2003-05-16 US US10/438,814 patent/US6930355B2/en not_active Expired - Lifetime
-
2005
- 2005-05-31 US US11/140,231 patent/US20050247974A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
US6930355B2 (en) | 2005-08-16 |
US20040026753A1 (en) | 2004-02-12 |
JP2003332576A (ja) | 2003-11-21 |
US20050247974A1 (en) | 2005-11-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3637330B2 (ja) | 半導体装置 | |
TWI459506B (zh) | 形成半導體裝置的背部電極到頂邊接觸窗之結構及方法 | |
TWI401800B (zh) | 基於底部-源極金屬氧化物半導體場效應管的真實晶片級封裝功率金屬氧化物半導體場效應管及其製造方法 | |
TWI470789B (zh) | 製備準諧振變換器的單片絕緣閘雙極電晶體及二極體結構及其方法 | |
JP3981028B2 (ja) | 半導体装置 | |
JP2001326354A (ja) | 半導体装置 | |
US8866267B2 (en) | Semiconductor device with substrate-side exposed device-side electrode and method of fabrication | |
JPH05145076A (ja) | ウエーハ・ボンデイングを利用した縦型電流半導体デバイスおよびその製作方法 | |
WO2021065722A1 (ja) | 半導体装置 | |
US7385273B2 (en) | Power semiconductor device | |
US11640982B2 (en) | Semiconductor device | |
EP2933841B1 (en) | Semiconductor device | |
JP2005079462A (ja) | 半導体装置およびその製造方法 | |
JP3432708B2 (ja) | 半導体装置と半導体モジュール | |
JP2000277531A (ja) | 半導体装置及びその製造方法 | |
JPH06177242A (ja) | 半導体集積回路装置 | |
JP2004273647A (ja) | 半導体素子及びその製造方法 | |
JP4222092B2 (ja) | 半導体ウェハ、半導体装置および半導体装置の製造方法 | |
CN117810267B (zh) | 一种栅极嵌埋式mosfet器件及其制造方法 | |
JP7275572B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JPH08125181A (ja) | 半導体装置 | |
JP2006173321A (ja) | 半導体装置及びその製造方法 | |
JP4825688B2 (ja) | 半導体装置の製造方法 | |
JP2022185141A (ja) | SiC半導体装置 | |
JP2004356215A (ja) | ディスクリートデバイス |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20041008 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20041019 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20041208 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20050104 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20050107 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 3637330 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080114 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090114 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100114 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110114 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120114 Year of fee payment: 7 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130114 Year of fee payment: 8 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130114 Year of fee payment: 8 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140114 Year of fee payment: 9 |
|
EXPY | Cancellation because of completion of term |