JP3592870B2 - 半導体装置の製造方法 - Google Patents

半導体装置の製造方法 Download PDF

Info

Publication number
JP3592870B2
JP3592870B2 JP34750996A JP34750996A JP3592870B2 JP 3592870 B2 JP3592870 B2 JP 3592870B2 JP 34750996 A JP34750996 A JP 34750996A JP 34750996 A JP34750996 A JP 34750996A JP 3592870 B2 JP3592870 B2 JP 3592870B2
Authority
JP
Japan
Prior art keywords
insulating film
semiconductor substrate
forming
film
conductive film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP34750996A
Other languages
English (en)
Japanese (ja)
Other versions
JPH10189901A5 (enExample
JPH10189901A (ja
Inventor
吉和 大野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Technology Corp
Original Assignee
Renesas Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Technology Corp filed Critical Renesas Technology Corp
Priority to JP34750996A priority Critical patent/JP3592870B2/ja
Priority to TW086105273A priority patent/TW332928B/zh
Priority to US08/841,783 priority patent/US6100134A/en
Priority to DE19724904A priority patent/DE19724904A1/de
Priority to KR1019970024652A priority patent/KR100351929B1/ko
Priority to CNB971177643A priority patent/CN1155077C/zh
Publication of JPH10189901A publication Critical patent/JPH10189901A/ja
Application granted granted Critical
Publication of JP3592870B2 publication Critical patent/JP3592870B2/ja
Publication of JPH10189901A5 publication Critical patent/JPH10189901A5/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03—Making the capacitor or connections thereto
    • H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Semiconductor Memories (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Drying Of Semiconductors (AREA)
  • Formation Of Insulating Films (AREA)
JP34750996A 1996-12-26 1996-12-26 半導体装置の製造方法 Expired - Fee Related JP3592870B2 (ja)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP34750996A JP3592870B2 (ja) 1996-12-26 1996-12-26 半導体装置の製造方法
TW086105273A TW332928B (en) 1996-12-26 1997-04-23 Producing method of semiconductor device
US08/841,783 US6100134A (en) 1996-12-26 1997-05-05 Method of fabricating semiconductor device
DE19724904A DE19724904A1 (de) 1996-12-26 1997-06-12 Verfahren zum Herstellen eines Halbleiterbauelements
KR1019970024652A KR100351929B1 (ko) 1996-12-26 1997-06-13 반도체장치의제조방법
CNB971177643A CN1155077C (zh) 1996-12-26 1997-08-29 半导体装置的制造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP34750996A JP3592870B2 (ja) 1996-12-26 1996-12-26 半導体装置の製造方法

Publications (3)

Publication Number Publication Date
JPH10189901A JPH10189901A (ja) 1998-07-21
JP3592870B2 true JP3592870B2 (ja) 2004-11-24
JPH10189901A5 JPH10189901A5 (enExample) 2004-11-25

Family

ID=18390712

Family Applications (1)

Application Number Title Priority Date Filing Date
JP34750996A Expired - Fee Related JP3592870B2 (ja) 1996-12-26 1996-12-26 半導体装置の製造方法

Country Status (6)

Country Link
US (1) US6100134A (enExample)
JP (1) JP3592870B2 (enExample)
KR (1) KR100351929B1 (enExample)
CN (1) CN1155077C (enExample)
DE (1) DE19724904A1 (enExample)
TW (1) TW332928B (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100668221B1 (ko) * 2004-12-31 2007-01-11 동부일렉트로닉스 주식회사 Ｍｉｍ 캐패시터 형성 방법
JP6123242B2 (ja) * 2012-11-09 2017-05-10 大日本印刷株式会社 パターン形成方法
CN104617035A (zh) * 2013-11-05 2015-05-13 中芯国际集成电路制造(上海)有限公司 半导体器件的形成方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR920004541B1 (ko) * 1989-05-30 1992-06-08 현대전자산업 주식회사 반도체 소자에서 식각베리어층을 사용한 콘택홀 형성방법
US5206187A (en) * 1991-08-30 1993-04-27 Micron Technology, Inc. Method of processing semiconductor wafers using a contact etch stop
US5439835A (en) * 1993-11-12 1995-08-08 Micron Semiconductor, Inc. Process for DRAM incorporating a high-energy, oblique P-type implant for both field isolation and punchthrough
JPH07235594A (ja) * 1994-02-22 1995-09-05 Mitsubishi Electric Corp 半導体装置の製造方法
JP2765478B2 (ja) * 1994-03-30 1998-06-18 日本電気株式会社 半導体装置およびその製造方法
US5501998A (en) * 1994-04-26 1996-03-26 Industrial Technology Research Institution Method for fabricating dynamic random access memory cells having vertical sidewall stacked storage capacitors
JPH0846173A (ja) * 1994-07-26 1996-02-16 Mitsubishi Electric Corp 半導体装置及びその製造方法
US5482894A (en) * 1994-08-23 1996-01-09 Texas Instruments Incorporated Method of fabricating a self-aligned contact using organic dielectric materials
US5489546A (en) * 1995-05-24 1996-02-06 Micron Technology, Inc. Method of forming CMOS devices using independent thickness spacers in a split-polysilicon DRAM process
US5770498A (en) * 1996-01-31 1998-06-23 Micron Technology, Inc. Process for forming a diffusion barrier using an insulating spacer layer

Also Published As

Publication number Publication date
US6100134A (en) 2000-08-08
KR19980063335A (ko) 1998-10-07
CN1155077C (zh) 2004-06-23
KR100351929B1 (ko) 2003-04-10
DE19724904A1 (de) 1998-07-02
TW332928B (en) 1998-06-01
CN1186336A (zh) 1998-07-01
JPH10189901A (ja) 1998-07-21

Similar Documents

Publication Publication Date Title
US20020081799A1 (en) Contact fabrication method for semiconductor device
JP3592870B2 (ja) 半導体装置の製造方法
JP3190659B2 (ja) 半導体メモリ及びその製造方法
JP3209639B2 (ja) 半導体装置の製造方法
KR19990005921A (ko) 반도체 메모리 장치 및 그 제조 방법
KR20040048039A (ko) 반도체 소자의 제조 방법
KR100228352B1 (ko) 반도체 소자 제조방법
KR100267772B1 (ko) 반도체 메모리 소자의 저항 패턴 형성 방법
JP3172229B2 (ja) 半導体装置の製造方法
KR20000045437A (ko) 반도체소자의 자기정렬적인 콘택 형성방법
KR0172513B1 (ko) 반도체 소자의 콘택 형성 방법
KR100240249B1 (ko) 서로 다른 게이트 산화막 및 게이트 전극을 갖는반도체 장치의 제조 방법
JPH10189901A5 (enExample)
KR960006719B1 (ko) 반도체 메모리장치의 셀프얼라인콘택 형성방법
KR20050002479A (ko) 랜딩플러그 형성 방법
KR100586539B1 (ko) 테스트 패턴 형성방법
KR100321759B1 (ko) 반도체소자제조방법
JP3374837B2 (ja) スタックトキャパシタ型ｄｒａｍの製造方法
KR100329750B1 (ko) 반도체소자제조방법
JP3111961B2 (ja) 半導体装置の製造方法
JPH0685171A (ja) パターン形成方法および半導体装置の製造方法
KR20040083810A (ko) 반도체 소자의 비트라인 콘택 형성방법
JPH04298075A (ja) 半導体装置およびその製造方法
JP2000058640A (ja) 半導体装置の製造方法
KR20030001079A (ko) 불화아르곤용 포토레지스트를 이용한 비트라인 형성 방법

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20040430

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040608

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040729

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20040824

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20040826

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080903

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080903

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090903

Year of fee payment: 5

LAPS Cancellation because of no payment of annual fees