JP2013511096A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2013511096A5 JP2013511096A5 JP2012539013A JP2012539013A JP2013511096A5 JP 2013511096 A5 JP2013511096 A5 JP 2013511096A5 JP 2012539013 A JP2012539013 A JP 2012539013A JP 2012539013 A JP2012539013 A JP 2012539013A JP 2013511096 A5 JP2013511096 A5 JP 2013511096A5
- Authority
- JP
- Japan
- Prior art keywords
- control signal
- frequency
- normal operating
- operating frequency
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims 6
- 238000001514 detection method Methods 0.000 claims 2
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US26118109P | 2009-11-13 | 2009-11-13 | |
| US61/261,181 | 2009-11-13 | ||
| US12/941,534 | 2010-11-08 | ||
| US12/941,534 US8775854B2 (en) | 2009-11-13 | 2010-11-08 | Clock turn-on strategy for power management |
| PCT/US2010/056509 WO2011060248A2 (en) | 2009-11-13 | 2010-11-12 | Clock turn-on strategy for power management |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2013511096A JP2013511096A (ja) | 2013-03-28 |
| JP2013511096A5 true JP2013511096A5 (enExample) | 2013-12-26 |
| JP5776124B2 JP5776124B2 (ja) | 2015-09-09 |
Family
ID=43608068
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2012539013A Expired - Fee Related JP5776124B2 (ja) | 2009-11-13 | 2010-11-12 | 電力管理においてクロックを起動させる戦略法 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US8775854B2 (enExample) |
| EP (1) | EP2499549B1 (enExample) |
| JP (1) | JP5776124B2 (enExample) |
| KR (1) | KR101699916B1 (enExample) |
| CN (1) | CN102640078B (enExample) |
| TW (1) | TWI524166B (enExample) |
| WO (1) | WO2011060248A2 (enExample) |
Families Citing this family (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103959196A (zh) | 2011-11-21 | 2014-07-30 | 英特尔公司 | 用于性能改善的可重配置图形处理器 |
| CN103176576A (zh) * | 2011-12-26 | 2013-06-26 | 联芯科技有限公司 | 一种片上系统的复位控制系统及方法 |
| US9600024B2 (en) * | 2012-09-28 | 2017-03-21 | Mediatek Singapore Pte. Ltd. | Control method of clock gating for dithering in the clock signal to mitigate voltage transients |
| US10242652B2 (en) * | 2013-06-13 | 2019-03-26 | Intel Corporation | Reconfigurable graphics processor for performance improvement |
| CN103605539B (zh) * | 2013-11-15 | 2017-10-27 | 美的集团股份有限公司 | 单片机系统时钟频率控制方法及系统 |
| US9489007B2 (en) * | 2014-04-14 | 2016-11-08 | Macronix International Co., Ltd. | Configurable clock interface device |
| DE102015112253A1 (de) | 2014-08-26 | 2016-03-03 | Samsung Electronics Co., Ltd. | Integrierte Leistungsverwaltungsschaltung, Leistungsverwaltungsverfahren, mobile Vorrichtung und Takteinstellverfahren |
| KR102320399B1 (ko) | 2014-08-26 | 2021-11-03 | 삼성전자주식회사 | 전원 관리 칩, 그것을 포함하는 모바일 장치 및 그것의 클록 조절 방법 |
| JP2016143206A (ja) * | 2015-01-30 | 2016-08-08 | 日本電信電話株式会社 | 半導体集積回路 |
| JP6428529B2 (ja) | 2015-08-17 | 2018-11-28 | 京セラドキュメントソリューションズ株式会社 | 画像形成装置 |
| JP6394821B2 (ja) * | 2015-12-11 | 2018-09-26 | 京セラドキュメントソリューションズ株式会社 | 画像形成装置 |
| KR102740426B1 (ko) * | 2016-01-25 | 2024-12-06 | 삼성전자주식회사 | 반도체 장치 및 그 구동 방법 |
| US10348281B1 (en) * | 2016-09-06 | 2019-07-09 | Ampere Computing Llc | Clock control based on voltage associated with a microprocessor |
| JP6467078B1 (ja) | 2018-01-30 | 2019-02-06 | ウィンボンド エレクトロニクス コーポレーション | 半導体記憶装置 |
| US10627883B2 (en) * | 2018-02-28 | 2020-04-21 | Advanced Micro Devices, Inc. | Onboard monitoring of voltage levels and droop events |
| JP7166884B2 (ja) * | 2018-11-14 | 2022-11-08 | キヤノン株式会社 | ソフトウェアの改ざんを検知することが可能な情報処理装置 |
| JP7452259B2 (ja) | 2020-06-02 | 2024-03-19 | 富士通株式会社 | 半導体装置 |
| KR102827935B1 (ko) | 2020-07-03 | 2025-07-01 | 삼성전자주식회사 | 전자 장치 및 그 전자 장치의 제어 방법 |
| US11514551B2 (en) | 2020-09-25 | 2022-11-29 | Intel Corporation | Configuration profiles for graphics processing unit |
| CN113076141A (zh) * | 2021-03-30 | 2021-07-06 | 山东英信计算机技术有限公司 | 一种加速卡上电初始化方法、装置及加速卡 |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63200220A (ja) * | 1987-02-14 | 1988-08-18 | Sharp Corp | 電子機器の動作速度切換方式 |
| FR2699755B1 (fr) * | 1992-12-22 | 1995-03-10 | Sgs Thomson Microelectronics | Circuit de démarrage et de sécurité contre les coupures d'alimentation, pour circuit intégré. |
| US6061803A (en) * | 1993-11-15 | 2000-05-09 | International Microcircuits, Inc. | Variable frequency clock for an electronic system and method therefor |
| JP3468592B2 (ja) * | 1994-08-10 | 2003-11-17 | 富士通株式会社 | クロック信号発生回路 |
| JPH1139868A (ja) * | 1997-07-18 | 1999-02-12 | Matsushita Electric Ind Co Ltd | 半導体集積回路システム、半導体集積回路、及び半導体集積回路システムの駆動方法 |
| JP2001101764A (ja) * | 1999-09-28 | 2001-04-13 | Internatl Business Mach Corp <Ibm> | 消費電力低減方法、消費電力低減回路、制御回路およびハード・ディスク・ドライブ装置 |
| JP2002202829A (ja) * | 2000-12-28 | 2002-07-19 | Fujitsu Ltd | マイクロコンピュータ |
| JP3942387B2 (ja) * | 2001-02-13 | 2007-07-11 | 株式会社小糸製作所 | 放電灯点灯回路 |
| WO2003036722A1 (fr) * | 2001-10-26 | 2003-05-01 | Fujitsu Limited | Circuit integre a semi-conducteur, dispositif electronique dans lequel ce circuit integre est incorpore et procede d'economie d'energie |
| US7225349B2 (en) * | 2003-07-25 | 2007-05-29 | Intel Corporation | Power supply voltage droop compensated clock modulation for microprocessors |
| DE10354215B4 (de) * | 2003-11-20 | 2010-02-25 | Infineon Technologies Ag | Taktregulierungsvorrichtung sowie Schaltungsanordnung |
| US7038506B2 (en) * | 2004-03-23 | 2006-05-02 | Stmicroelectronics Pvt. Ltd. | Automatic selection of an on-chip ancillary internal clock generator upon resetting a digital system |
| JP4504108B2 (ja) | 2004-06-15 | 2010-07-14 | 富士通セミコンダクター株式会社 | リセット回路 |
| KR100598011B1 (ko) * | 2004-06-29 | 2006-07-06 | 삼성전자주식회사 | 클럭 사용 회로 및 클럭 신호 발생 방법 |
-
2010
- 2010-11-08 US US12/941,534 patent/US8775854B2/en active Active
- 2010-11-12 JP JP2012539013A patent/JP5776124B2/ja not_active Expired - Fee Related
- 2010-11-12 TW TW099139090A patent/TWI524166B/zh not_active IP Right Cessation
- 2010-11-12 KR KR1020127012017A patent/KR101699916B1/ko not_active Expired - Fee Related
- 2010-11-12 CN CN201080051386.9A patent/CN102640078B/zh not_active Expired - Fee Related
- 2010-11-12 WO PCT/US2010/056509 patent/WO2011060248A2/en not_active Ceased
- 2010-11-12 EP EP10788434.8A patent/EP2499549B1/en not_active Not-in-force
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2013511096A5 (enExample) | ||
| WO2011060248A4 (en) | Clock turn-on strategy for power management | |
| WO2009002679A3 (en) | Calibration circuits and methods for proximity detector | |
| US9054627B2 (en) | Method and apparatus to drive a linear resonant actuator at its resonant frequency | |
| WO2008097305A3 (en) | Adaptive output current control for switching circuits | |
| JP2013064677A5 (enExample) | ||
| JP2014204604A5 (enExample) | ||
| JP2012504263A5 (enExample) | ||
| JP2008513925A5 (enExample) | ||
| WO2013017253A3 (de) | Elektrische versorgungsvorrichtung mit leistungsfaktorkorrektur und anpassung des stromformsignal sowie verfahren zum betrieb | |
| JP2010279188A (ja) | 過電流保護回路 | |
| JP2015527013A5 (enExample) | ||
| TW200713322A (en) | Delay locked loop circuit | |
| JP2011179861A (ja) | 電圧検出回路 | |
| WO2008024659A3 (en) | Circuits to delay a signal from a memory device | |
| JP2007243877A5 (enExample) | ||
| CN104053091A (zh) | 一种消除音频设备掉电pop声的装置及方法 | |
| TW200629030A (en) | Semiconductor integrated circuit | |
| CN101466002B (zh) | 一种输入信号控制的待机、开机方法 | |
| TW200613941A (en) | Switching regulator control circuit and switching regulator | |
| ATE555431T1 (de) | Taktschaltungen und verfahren | |
| KR101148240B1 (ko) | 리셋 회로 | |
| JP2011087451A (ja) | ダイナミック電流供給ポンプ | |
| KR101775819B1 (ko) | 접점 지연을 보정한 제로 크로싱 스위치 및 그 동작 방법 | |
| CN202720541U (zh) | 一种来电自动开机主板 |