JP2015527013A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2015527013A5 JP2015527013A5 JP2015527876A JP2015527876A JP2015527013A5 JP 2015527013 A5 JP2015527013 A5 JP 2015527013A5 JP 2015527876 A JP2015527876 A JP 2015527876A JP 2015527876 A JP2015527876 A JP 2015527876A JP 2015527013 A5 JP2015527013 A5 JP 2015527013A5
- Authority
- JP
- Japan
- Prior art keywords
- clock signal
- temperature
- pll
- generate
- normal mode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000013078 crystal Substances 0.000 claims 2
- 238000000034 method Methods 0.000 claims 1
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP12306012.1 | 2012-08-21 | ||
| EP12306012.1A EP2701309A1 (en) | 2012-08-21 | 2012-08-21 | System for producing a system clock and temperature gradient detection system |
| PCT/EP2013/067212 WO2014029718A1 (en) | 2012-08-21 | 2013-08-19 | System for producing a system clock and temperature gradient detection system |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2015527013A JP2015527013A (ja) | 2015-09-10 |
| JP2015527013A5 true JP2015527013A5 (enExample) | 2016-12-01 |
| JP6133986B2 JP6133986B2 (ja) | 2017-05-24 |
Family
ID=46796493
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2015527876A Expired - Fee Related JP6133986B2 (ja) | 2012-08-21 | 2013-08-19 | システム・クロックを発生させるためのシステム、および温度勾配検出システム |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US9537446B2 (enExample) |
| EP (1) | EP2701309A1 (enExample) |
| JP (1) | JP6133986B2 (enExample) |
| KR (1) | KR20150045490A (enExample) |
| CN (1) | CN104584436A (enExample) |
| WO (1) | WO2014029718A1 (enExample) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9608751B2 (en) | 2015-03-18 | 2017-03-28 | Accedian Networks Inc. | Simplified synchronized Ethernet implementation |
| US10318370B2 (en) * | 2016-03-25 | 2019-06-11 | Seiko Epson Corporation | Circuit device, physical quantity detection device, oscillator, electronic apparatus, vehicle, and method of detecting failure of master clock signal |
| US9991898B1 (en) * | 2016-11-16 | 2018-06-05 | Perceptia Devices, Inc. | Fractional-N jitter attenuator |
| CN109217821B (zh) * | 2017-07-03 | 2024-02-09 | 中兴通讯股份有限公司 | 频率器件补偿方法、装置、系统及计算机可读存储介质 |
| DE102018220202A1 (de) * | 2018-11-23 | 2020-05-28 | Diehl Metering Gmbh | Neutralisierung von Umwelteinflüssen auf die Sendeparameter |
| US11152947B2 (en) | 2019-02-20 | 2021-10-19 | Renesas Electronics America Inc. | Feedback control for accurate signal generation |
| FR3116604B1 (fr) * | 2020-11-24 | 2022-10-14 | St Microelectronics Rousset | Procédé de calibrage d'un capteur de température à oscillateur en anneau |
| CN117111434B (zh) * | 2023-08-17 | 2024-03-29 | 湖南时空信安科技有限公司 | 一种时钟性能的评估方法、装置及终端设备 |
| WO2025090074A1 (en) * | 2023-10-24 | 2025-05-01 | Intel Corporation | Reference clock generation using machine learning compensation |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60125021A (ja) * | 1983-12-12 | 1985-07-04 | Matsushita Electric Ind Co Ltd | 位相制御ル−プの疑似同期検出装置 |
| JPS63311133A (ja) * | 1987-06-12 | 1988-12-19 | Sumitomo Metal Ind Ltd | 水晶温度センサ |
| JPH03251912A (ja) | 1990-03-01 | 1991-11-11 | Toshiba Corp | システムクロック切替え機能を持つ電子機器 |
| JPH0468903A (ja) * | 1990-07-07 | 1992-03-04 | Asahi Denpa Kk | 温度検知機能を有する発振器および水晶発振素子並びに温度検出方法 |
| GB2251143B (en) * | 1990-09-28 | 1994-10-12 | Nec Corp | A temperature detector and a temperature compensated oscillator using the temperature detector |
| US5638418A (en) * | 1993-02-05 | 1997-06-10 | Dallas Semiconductor Corporation | Temperature detector systems and methods |
| US7167993B1 (en) | 1994-06-20 | 2007-01-23 | Thomas C Douglass | Thermal and power management for computer systems |
| US5752011A (en) * | 1994-06-20 | 1998-05-12 | Thomas; C. Douglas | Method and system for controlling a processor's clock frequency in accordance with the processor's temperature |
| US5899570A (en) * | 1997-03-28 | 1999-05-04 | Microchip Technology Incorporated | Time-based temperature sensor system and method therefor |
| US6711230B1 (en) * | 2002-09-27 | 2004-03-23 | Nortel Networks Limited | Reference timing signal oscillator with frequency stability |
| JP4459911B2 (ja) * | 2006-02-08 | 2010-04-28 | 富士通株式会社 | ホールドオーバ機能付きdpll回路 |
| JP4644822B2 (ja) | 2007-01-17 | 2011-03-09 | 日本電信電話株式会社 | 自動周波数制御回路 |
| US7764133B1 (en) * | 2007-07-12 | 2010-07-27 | Nortel Networks Limited | Time based predictive algorithm system for a crystal oscillator |
| US8525840B2 (en) * | 2008-05-15 | 2013-09-03 | Apple Inc. | Thermal management of graphics processing units |
| KR101699113B1 (ko) * | 2010-01-13 | 2017-01-23 | 후루노덴끼가부시끼가이샤 | 기준 주파수 발생 장치 |
| JP2012060583A (ja) * | 2010-09-13 | 2012-03-22 | Kyocera Corp | クロック発生装置 |
-
2012
- 2012-08-21 EP EP12306012.1A patent/EP2701309A1/en not_active Withdrawn
-
2013
- 2013-08-19 WO PCT/EP2013/067212 patent/WO2014029718A1/en not_active Ceased
- 2013-08-19 JP JP2015527876A patent/JP6133986B2/ja not_active Expired - Fee Related
- 2013-08-19 CN CN201380043676.2A patent/CN104584436A/zh active Pending
- 2013-08-19 KR KR1020157006966A patent/KR20150045490A/ko not_active Ceased
- 2013-08-19 US US14/416,467 patent/US9537446B2/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2015527013A5 (enExample) | ||
| US8994423B2 (en) | Phase-locked loop apparatus and method | |
| EP2602936B1 (en) | Analog phase-locked loop with enhanced acquisition | |
| KR101754728B1 (ko) | 고속 위상 고정을 위한 장치와 방법 | |
| US8593189B1 (en) | Phase locked loop (PLL) with multi-phase time-to-digital converter (TDC) | |
| US8710884B2 (en) | Methods and devices for multiple-mode radio frequency synthesizers | |
| JP2010273118A (ja) | 時間デジタル変換器 | |
| ATE542300T1 (de) | Zeit-digital-wandler und vollständig digitaler phasenregelkreis | |
| JP2011023804A5 (ja) | 位相同期ループ回路 | |
| KR102105139B1 (ko) | 클럭 지연 검출회로 및 이를 이용하는 반도체 장치 | |
| JP2010273299A5 (enExample) | ||
| WO2010032184A3 (en) | Signal processing using timing comparison | |
| JP6647981B2 (ja) | 全デジタル位相同期ループ | |
| WO2010033436A3 (en) | Techniques for generating fractional clock signals | |
| GB0906418D0 (en) | Digital phase-locked loop architecture | |
| US20140035641A1 (en) | Dual mode phase detection | |
| US9385731B2 (en) | Phase-locked loop (PLL) | |
| JP2012114736A5 (enExample) | ||
| US8237511B2 (en) | Local oscillator and phase adjusting method for the same | |
| JP2016100705A5 (enExample) | ||
| JP2010124102A5 (enExample) | ||
| WO2013074845A3 (en) | System and method of calibrating a phase-locked loop while maintaining lock | |
| JP2012005124A (ja) | 位相固定ループ及びその動作方法 | |
| JPWO2015136659A1 (ja) | 注入同期型分周器のフリーラン周波数調整方法及びそれを用いた位相同期ループ | |
| CN102195643A (zh) | Pll装置 |