JP2010124102A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2010124102A5 JP2010124102A5 JP2008294349A JP2008294349A JP2010124102A5 JP 2010124102 A5 JP2010124102 A5 JP 2010124102A5 JP 2008294349 A JP2008294349 A JP 2008294349A JP 2008294349 A JP2008294349 A JP 2008294349A JP 2010124102 A5 JP2010124102 A5 JP 2010124102A5
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- divided clock
- outputs
- controlled oscillator
- voltage controlled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000001514 detection method Methods 0.000 claims description 6
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008294349A JP5139958B2 (ja) | 2008-11-18 | 2008-11-18 | デッドロック検出回路およびデッドロック復帰回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008294349A JP5139958B2 (ja) | 2008-11-18 | 2008-11-18 | デッドロック検出回路およびデッドロック復帰回路 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2010124102A JP2010124102A (ja) | 2010-06-03 |
| JP2010124102A5 true JP2010124102A5 (enExample) | 2011-12-22 |
| JP5139958B2 JP5139958B2 (ja) | 2013-02-06 |
Family
ID=42325060
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2008294349A Expired - Fee Related JP5139958B2 (ja) | 2008-11-18 | 2008-11-18 | デッドロック検出回路およびデッドロック復帰回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP5139958B2 (enExample) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9209960B1 (en) * | 2014-11-21 | 2015-12-08 | Xilinx, Inc. | Fast locking CDR for burst mode |
| CN112305413B (zh) * | 2019-12-17 | 2023-05-30 | 成都华微电子科技股份有限公司 | 一种参考时钟丢失检测电路与检测方法 |
| CN113452348B (zh) * | 2020-03-25 | 2025-02-21 | 络明芯微电子(厦门)有限公司 | 展频时脉产生系统 |
| TWI739556B (zh) * | 2020-08-19 | 2021-09-11 | 瑞昱半導體股份有限公司 | 時脈死結檢測系統、方法以及非暫態電腦可讀取媒體 |
| CN114578153B (zh) * | 2022-01-26 | 2023-05-16 | 奉加科技(上海)股份有限公司 | 一种晶振振荡检测电路 |
| KR20240109707A (ko) * | 2023-01-05 | 2024-07-12 | 매그나칩믹스드시그널 유한회사 | 데드락 리커버리 회로 및 데드락 리커버리 방법, 이를 포함하는 pll 회로 |
| JP2024122688A (ja) * | 2023-02-28 | 2024-09-09 | ラピステクノロジー株式会社 | Pll回路 |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008306557A (ja) * | 2007-06-08 | 2008-12-18 | Panasonic Corp | 位相ロック回路 |
-
2008
- 2008-11-18 JP JP2008294349A patent/JP5139958B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2011023804A5 (ja) | 位相同期ループ回路 | |
| JP2010124102A5 (enExample) | ||
| JP2012147426A5 (ja) | デジタル位相周波数検出器 | |
| US10541696B2 (en) | Method of controlling electronic device and electronic device | |
| US8081013B1 (en) | Digital phase and frequency detector | |
| US8169242B2 (en) | Programmable fine lock/unlock detection circuit | |
| KR102224031B1 (ko) | 회로 지연 감시장치 및 방법 | |
| WO2013014541A3 (en) | Methods and devices for multiple-mode radio frequency synthesizers | |
| Höppner et al. | A fast-locking ADPLL with instantaneous restart capability in 28-nm CMOS technology | |
| TW200710413A (en) | Test circuit, delay circuit, clock generating circuit, and image sensor | |
| JP2010273118A (ja) | 時間デジタル変換器 | |
| WO2014130913A8 (en) | Phase lock loop lock indicator | |
| ATE542300T1 (de) | Zeit-digital-wandler und vollständig digitaler phasenregelkreis | |
| KR102105139B1 (ko) | 클럭 지연 검출회로 및 이를 이용하는 반도체 장치 | |
| KR20130094446A (ko) | 저전력 고해상도 타임투디지털 컨버터 | |
| JP2011030058A5 (ja) | クロックデータリカバリ回路 | |
| TW200705820A (en) | Phase locked loop having cycle slip detector capable of compensating for errors caused by cycle slips | |
| WO2010033436A3 (en) | Techniques for generating fractional clock signals | |
| MX2009007648A (es) | Metodos y aparato para escalacion de frecuencia dinamica de bucles de fase bloqueada para microprocesadores. | |
| JP2009278528A5 (enExample) | ||
| JP2015501430A5 (enExample) | ||
| WO2009063589A1 (ja) | 発振周波数制御回路 | |
| JP2012109845A (ja) | 周波数シンセサイザおよび時間デジタル変換器 | |
| JP2008084303A5 (enExample) | ||
| TW200744321A (en) | Phase lock loop and the digital control oscillator thereof |