MX2009007648A - Metodos y aparato para escalacion de frecuencia dinamica de bucles de fase bloqueada para microprocesadores. - Google Patents
Metodos y aparato para escalacion de frecuencia dinamica de bucles de fase bloqueada para microprocesadores.Info
- Publication number
- MX2009007648A MX2009007648A MX2009007648A MX2009007648A MX2009007648A MX 2009007648 A MX2009007648 A MX 2009007648A MX 2009007648 A MX2009007648 A MX 2009007648A MX 2009007648 A MX2009007648 A MX 2009007648A MX 2009007648 A MX2009007648 A MX 2009007648A
- Authority
- MX
- Mexico
- Prior art keywords
- microprocessors
- methods
- phase locked
- locked loops
- dynamic frequency
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
- H03L7/187—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop
- H03L7/189—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop comprising a D/A converter for generating a coarse tuning voltage
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
- H03L2207/06—Phase locked loops with a controlled oscillator having at least two frequency control terminals
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Se describe un bucle de fase bloqueada que emplea una pluralidad de complejos de oscilador; el bucle de fase bloqueada incluye una salida de reloj y una pluralidad de complejos de oscilador que operan para generar señales de salida; el bucle de fase bloqueada además incluye lógica de control la cual está configurada para acoplar selectivamente una señal de salida de uno de la pluralidad de complejos de oscilador a la salida de reloj.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/624,995 US7821350B2 (en) | 2007-01-19 | 2007-01-19 | Methods and apparatus for dynamic frequency scaling of phase locked loops for microprocessors |
PCT/US2008/051520 WO2008089460A1 (en) | 2007-01-19 | 2008-01-18 | Methods and apparatus for dynamic frequency scaling of phase locked loops for microprocessors |
Publications (1)
Publication Number | Publication Date |
---|---|
MX2009007648A true MX2009007648A (es) | 2009-07-29 |
Family
ID=39330803
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
MX2009007648A MX2009007648A (es) | 2007-01-19 | 2008-01-18 | Metodos y aparato para escalacion de frecuencia dinamica de bucles de fase bloqueada para microprocesadores. |
Country Status (12)
Country | Link |
---|---|
US (1) | US7821350B2 (es) |
EP (1) | EP2115871B1 (es) |
JP (1) | JP5129270B2 (es) |
KR (1) | KR101094030B1 (es) |
CN (1) | CN101584119B (es) |
BR (1) | BRPI0806672A2 (es) |
CA (1) | CA2674628C (es) |
ES (1) | ES2388085T3 (es) |
MX (1) | MX2009007648A (es) |
RU (1) | RU2461961C2 (es) |
TW (1) | TWI349443B (es) |
WO (1) | WO2008089460A1 (es) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2476606B (en) | 2008-09-08 | 2012-08-08 | Virginia Tech Intell Prop | Systems, devices, and methods for managing energy usage |
KR101003143B1 (ko) * | 2009-05-13 | 2010-12-21 | 주식회사 하이닉스반도체 | 반도체 집적 회로 |
US8671413B2 (en) * | 2010-01-11 | 2014-03-11 | Qualcomm Incorporated | System and method of dynamic clock and voltage scaling for workload based power management of a wireless mobile device |
CN102129414B (zh) * | 2010-01-15 | 2013-12-04 | 华为技术有限公司 | 一种变频总线适配器、适配方法及系统 |
US10116313B2 (en) * | 2015-08-25 | 2018-10-30 | Intel Corporation | Apparatus and method to mitigate phase and frequency modulation due to inductive coupling |
US9467092B1 (en) * | 2015-11-16 | 2016-10-11 | International Business Machines Corporation | Phased locked loop with multiple voltage controlled oscillators |
US10574243B2 (en) * | 2017-01-24 | 2020-02-25 | Intel Corporation | Apparatus and method for generating stable reference current |
US10498344B2 (en) | 2018-03-09 | 2019-12-03 | Texas Instruments Incorporated | Phase cancellation in a phase-locked loop |
US10686456B2 (en) | 2018-03-09 | 2020-06-16 | Texas Instruments Incorporated | Cycle slip detection and correction in phase-locked loop |
US10496041B2 (en) | 2018-05-04 | 2019-12-03 | Texas Instruments Incorporated | Time-to-digital converter circuit |
CN110221650B (zh) * | 2019-06-18 | 2021-04-09 | 中国人民解放军国防科技大学 | 一种适用于高性能网络处理器芯片的时钟发生器 |
CN118363667A (zh) * | 2024-06-20 | 2024-07-19 | 苏州旗芯微半导体有限公司 | 支持解锁的锁步核电路 |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2916322B2 (ja) * | 1992-03-19 | 1999-07-05 | 株式会社ハドソン | 疑似多重スクロール方法 |
KR940005459A (ko) * | 1992-06-22 | 1994-03-21 | 모리시타 요이찌 | Pll회로 |
JPH09162726A (ja) * | 1995-12-04 | 1997-06-20 | Nec Eng Ltd | クロック信号発生器 |
JPH09284130A (ja) * | 1996-04-17 | 1997-10-31 | Toshiba Corp | Pll回路 |
JP3110318B2 (ja) * | 1996-08-27 | 2000-11-20 | 静岡日本電気株式会社 | 位相同期ループ・周波数シンセサイザ |
US5838205A (en) * | 1997-02-18 | 1998-11-17 | International Business Machines Corporation | Variable-speed phase-locked loop system with on-the-fly switching and method therefor |
US6005443A (en) * | 1998-03-19 | 1999-12-21 | Conexant Systems, Inc. | Phase locked loop frequency synthesizer for multi-band application |
US6097324A (en) * | 1998-06-17 | 2000-08-01 | Lucent Technologies Inc. | Method and apparatus for extending the spurious free dynamic range of an analog-to-digital converter |
JP2000010652A (ja) * | 1998-06-19 | 2000-01-14 | Ricoh Co Ltd | 周波数シンセサイザー |
JP3281871B2 (ja) * | 1998-07-31 | 2002-05-13 | 三洋電機株式会社 | Pll回路 |
SE516337C2 (sv) | 2000-02-25 | 2001-12-17 | Ericsson Telefon Ab L M | Radiosändarsystem, mottagningssystem och förfaranden relaterade till frekvenshoppning |
EP1213840A1 (en) * | 2000-12-07 | 2002-06-12 | Nokia Corporation | Radio transceiver having a phase-locked loop circuit |
US6583675B2 (en) * | 2001-03-20 | 2003-06-24 | Broadcom Corporation | Apparatus and method for phase lock loop gain control using unit current sources |
GB0127537D0 (en) * | 2001-11-16 | 2002-01-09 | Hitachi Ltd | A communication semiconductor integrated circuit device and a wireless communication system |
JP2003347931A (ja) * | 2002-05-29 | 2003-12-05 | Matsushita Electric Ind Co Ltd | Pllを搭載した半導体集積回路 |
US6933789B2 (en) | 2003-11-13 | 2005-08-23 | Skyworks Solutions, Inc. | On-chip VCO calibration |
JP3917592B2 (ja) * | 2004-01-26 | 2007-05-23 | 松下電器産業株式会社 | 周波数シンセサイザ |
KR100596456B1 (ko) * | 2004-06-22 | 2006-07-03 | 삼성전자주식회사 | 하나의 전압 제어 발진기를 사용하는 다중 대역통신시스템의 국부 발진방법 및 국부 발진기 |
-
2007
- 2007-01-19 US US11/624,995 patent/US7821350B2/en not_active Expired - Fee Related
-
2008
- 2008-01-18 JP JP2009546559A patent/JP5129270B2/ja not_active Expired - Fee Related
- 2008-01-18 BR BRPI0806672-8A patent/BRPI0806672A2/pt not_active Application Discontinuation
- 2008-01-18 CN CN2008800023538A patent/CN101584119B/zh not_active Expired - Fee Related
- 2008-01-18 WO PCT/US2008/051520 patent/WO2008089460A1/en active Application Filing
- 2008-01-18 ES ES08727967T patent/ES2388085T3/es active Active
- 2008-01-18 KR KR1020097017302A patent/KR101094030B1/ko active IP Right Grant
- 2008-01-18 CA CA2674628A patent/CA2674628C/en not_active Expired - Fee Related
- 2008-01-18 EP EP08727967A patent/EP2115871B1/en not_active Not-in-force
- 2008-01-18 RU RU2009131456/07A patent/RU2461961C2/ru not_active IP Right Cessation
- 2008-01-18 MX MX2009007648A patent/MX2009007648A/es active IP Right Grant
- 2008-01-21 TW TW097102297A patent/TWI349443B/zh not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
US7821350B2 (en) | 2010-10-26 |
CA2674628A1 (en) | 2008-07-24 |
US20080174373A1 (en) | 2008-07-24 |
RU2461961C2 (ru) | 2012-09-20 |
CA2674628C (en) | 2013-07-30 |
JP5129270B2 (ja) | 2013-01-30 |
TWI349443B (en) | 2011-09-21 |
BRPI0806672A2 (pt) | 2014-05-27 |
ES2388085T3 (es) | 2012-10-08 |
WO2008089460A1 (en) | 2008-07-24 |
JP2010517383A (ja) | 2010-05-20 |
EP2115871A1 (en) | 2009-11-11 |
TW200845592A (en) | 2008-11-16 |
CN101584119B (zh) | 2013-06-05 |
EP2115871B1 (en) | 2012-05-16 |
CN101584119A (zh) | 2009-11-18 |
KR20090102859A (ko) | 2009-09-30 |
KR101094030B1 (ko) | 2011-12-19 |
RU2009131456A (ru) | 2011-02-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
MX2009007648A (es) | Metodos y aparato para escalacion de frecuencia dinamica de bucles de fase bloqueada para microprocesadores. | |
GB2466727A (en) | Method and apparatus for clock cycle stealing | |
TW200709227A (en) | Delay locked loop | |
TW200701647A (en) | Delay locked loop circuit | |
WO2010093158A3 (ko) | 지연고정루프 기반의 클럭 복원부가 구비된 수신부 장치 | |
TW200701649A (en) | Phase locked loop circuit and method of locking a phase | |
GB2431061A (en) | Synchronous follow-up apparatus and synchronous follow-up method | |
TW200718026A (en) | An improved lock detect circuit for a phase locked loop | |
TW200943729A (en) | Digital phase-locked loop with gated time-to-digital converter | |
MY150041A (en) | Clock extraction device with digital phase lock requiring no external control | |
TW200703337A (en) | Duty cycle correction device | |
GB0724002D0 (en) | Noise tolerant voltage controlled oscillator | |
TW200503423A (en) | Clock and data recovery circuit | |
WO2010033436A3 (en) | Techniques for generating fractional clock signals | |
WO2013014541A3 (en) | Methods and devices for multiple-mode radio frequency synthesizers | |
TW200713829A (en) | Delay cell of voltage controlled delay line using digital and analog control scheme | |
TW200614677A (en) | Delay locked loop and locking method thereof | |
TW200723703A (en) | Damping coefficient variation devices, adjustable oscillators, phase locked loop circuits, and damping coefficient variation methods | |
TW200606867A (en) | Phase locked loop for controlling an optical recording device and method thereof | |
TW200737726A (en) | Delay locked loop circuit and semiconductor integrated circuit device | |
WO2014018444A3 (en) | Synthesizer method utilizing variable frequency comb lines | |
WO2008036389A3 (en) | Frequency synthesizer using two phase locked loops | |
TW200721688A (en) | Phase lock circuit | |
TW200506879A (en) | PLL clock generator, optical disc drive and method for controlling PLL clock generator | |
TW200715718A (en) | Clock generator and data recovery circuit utilizing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FG | Grant or registration |