JP5139958B2 - デッドロック検出回路およびデッドロック復帰回路 - Google Patents

デッドロック検出回路およびデッドロック復帰回路 Download PDF

Info

Publication number
JP5139958B2
JP5139958B2 JP2008294349A JP2008294349A JP5139958B2 JP 5139958 B2 JP5139958 B2 JP 5139958B2 JP 2008294349 A JP2008294349 A JP 2008294349A JP 2008294349 A JP2008294349 A JP 2008294349A JP 5139958 B2 JP5139958 B2 JP 5139958B2
Authority
JP
Japan
Prior art keywords
circuit
clock
frequency
deadlock
state
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2008294349A
Other languages
English (en)
Japanese (ja)
Other versions
JP2010124102A (ja
JP2010124102A5 (enExample
Inventor
慎也 吉田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kawasaki Microelectronics Inc
Original Assignee
Kawasaki Microelectronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kawasaki Microelectronics Inc filed Critical Kawasaki Microelectronics Inc
Priority to JP2008294349A priority Critical patent/JP5139958B2/ja
Publication of JP2010124102A publication Critical patent/JP2010124102A/ja
Publication of JP2010124102A5 publication Critical patent/JP2010124102A5/ja
Application granted granted Critical
Publication of JP5139958B2 publication Critical patent/JP5139958B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
JP2008294349A 2008-11-18 2008-11-18 デッドロック検出回路およびデッドロック復帰回路 Expired - Fee Related JP5139958B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008294349A JP5139958B2 (ja) 2008-11-18 2008-11-18 デッドロック検出回路およびデッドロック復帰回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008294349A JP5139958B2 (ja) 2008-11-18 2008-11-18 デッドロック検出回路およびデッドロック復帰回路

Publications (3)

Publication Number Publication Date
JP2010124102A JP2010124102A (ja) 2010-06-03
JP2010124102A5 JP2010124102A5 (enExample) 2011-12-22
JP5139958B2 true JP5139958B2 (ja) 2013-02-06

Family

ID=42325060

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008294349A Expired - Fee Related JP5139958B2 (ja) 2008-11-18 2008-11-18 デッドロック検出回路およびデッドロック復帰回路

Country Status (1)

Country Link
JP (1) JP5139958B2 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20240235562A1 (en) * 2023-01-05 2024-07-11 Magnachip Semiconductor, Ltd. Deadlock recovery circuit and deadlock recovery method, and pll circuit including the same

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9209960B1 (en) * 2014-11-21 2015-12-08 Xilinx, Inc. Fast locking CDR for burst mode
CN112305413B (zh) * 2019-12-17 2023-05-30 成都华微电子科技股份有限公司 一种参考时钟丢失检测电路与检测方法
CN113452348B (zh) * 2020-03-25 2025-02-21 络明芯微电子(厦门)有限公司 展频时脉产生系统
TWI739556B (zh) * 2020-08-19 2021-09-11 瑞昱半導體股份有限公司 時脈死結檢測系統、方法以及非暫態電腦可讀取媒體
CN114578153B (zh) * 2022-01-26 2023-05-16 奉加科技(上海)股份有限公司 一种晶振振荡检测电路
JP2024122688A (ja) * 2023-02-28 2024-09-09 ラピステクノロジー株式会社 Ｐｌｌ回路

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008306557A (ja) * 2007-06-08 2008-12-18 Panasonic Corp 位相ロック回路

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20240235562A1 (en) * 2023-01-05 2024-07-11 Magnachip Semiconductor, Ltd. Deadlock recovery circuit and deadlock recovery method, and pll circuit including the same
US12375093B2 (en) * 2023-01-05 2025-07-29 Magnachip Mixed-Signal, Ltd. Deadlock recovery circuit and deadlock recovery method, and PLL circuit including the same

Also Published As

Publication number Publication date
JP2010124102A (ja) 2010-06-03

Similar Documents

Publication Publication Date Title
JP5139958B2 (ja) デッドロック検出回路およびデッドロック復帰回路
US8471614B2 (en) Digital phase locked loop system and method
US11962314B2 (en) Digital phase locked loop circuit, digitally-controlled oscillator, and digital-to-time converter
US8698527B2 (en) Circuit and method for preventing false lock and delay locked loop using the same
US9614534B1 (en) Digital delay-locked loop and locking method thereof
US7759990B2 (en) Clock switching circuit
CN113839668B (zh) 双模锁相环电路、振荡电路及振荡电路的控制方法
CN109639271B (zh) 锁定指示电路及其构成的锁相环
US6687321B1 (en) Digital PLL circuit
US7994829B2 (en) Fast lock-in all-digital phase-locked loop with extended tracking range
US11984901B2 (en) Compensation circuit and method for frequency divider circuit
KR102376745B1 (ko) 위상 고정 루프 및 그것의 동작 방법
US9374038B2 (en) Phase frequency detector circuit
EP2984758B1 (en) Phase locked loop and method for operating the same
EP1545008A1 (en) PLL architecture
JP2006119123A (ja) 位相差検出装置
US7319350B2 (en) Lock-detection circuit and PLL circuit using same
JP2011166232A (ja) 位相検出回路およびｐｌｌ回路
US20060114067A1 (en) PLL circuit
JP2008060895A (ja) 位相同期回路
US9722832B1 (en) Frequency control circuit, frequency control method and phase locked loop circuit
US7471126B2 (en) Phase locked loop utilizing frequency folding
JP5159424B2 (ja) Ｐｌｌ位相合わせ回路
KR102205037B1 (ko) 글리치를 제거하기 위한 멀티 모듈러스 분주기 및 이를 포함하는 전자 장치
JP2006074580A (ja) Ｄｌｌ回路

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111104

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20111104

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20121113

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20121116

R150 Certificate of patent or registration of utility model

Ref document number: 5139958

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20151122

Year of fee payment: 3

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees