CN102640078B - 针对电源管理的时钟开启策略 - Google Patents

针对电源管理的时钟开启策略 Download PDF

Info

Publication number
CN102640078B
CN102640078B CN201080051386.9A CN201080051386A CN102640078B CN 102640078 B CN102640078 B CN 102640078B CN 201080051386 A CN201080051386 A CN 201080051386A CN 102640078 B CN102640078 B CN 102640078B
Authority
CN
China
Prior art keywords
control signal
frequency
circuit block
voltage
normal operating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201080051386.9A
Other languages
English (en)
Chinese (zh)
Other versions
CN102640078A (zh
Inventor
P·萨塔德雅
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kaiwei International Co
Marvell International Ltd
Marvell Asia Pte Ltd
Original Assignee
Mawier International Trade Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mawier International Trade Co Ltd filed Critical Mawier International Trade Co Ltd
Publication of CN102640078A publication Critical patent/CN102640078A/zh
Application granted granted Critical
Publication of CN102640078B publication Critical patent/CN102640078B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/28—Supervision thereof, e.g. detecting power-supply failure by out of limits supervision
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/30—Means for acting in the event of power-supply failure or interruption, e.g. power-supply fluctuations
    • G06F1/305—Means for acting in the event of power-supply failure or interruption, e.g. power-supply fluctuations in the event of power-supply fluctuations
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Software Systems (AREA)
  • Computer Hardware Design (AREA)
  • Power Sources (AREA)
CN201080051386.9A 2009-11-13 2010-11-12 针对电源管理的时钟开启策略 Expired - Fee Related CN102640078B (zh)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US26118109P 2009-11-13 2009-11-13
US61/261,181 2009-11-13
US12/941,534 2010-11-08
US12/941,534 US8775854B2 (en) 2009-11-13 2010-11-08 Clock turn-on strategy for power management
PCT/US2010/056509 WO2011060248A2 (en) 2009-11-13 2010-11-12 Clock turn-on strategy for power management

Publications (2)

Publication Number Publication Date
CN102640078A CN102640078A (zh) 2012-08-15
CN102640078B true CN102640078B (zh) 2015-09-23

Family

ID=43608068

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201080051386.9A Expired - Fee Related CN102640078B (zh) 2009-11-13 2010-11-12 针对电源管理的时钟开启策略

Country Status (7)

Country Link
US (1) US8775854B2 (enExample)
EP (1) EP2499549B1 (enExample)
JP (1) JP5776124B2 (enExample)
KR (1) KR101699916B1 (enExample)
CN (1) CN102640078B (enExample)
TW (1) TWI524166B (enExample)
WO (1) WO2011060248A2 (enExample)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103959196A (zh) 2011-11-21 2014-07-30 英特尔公司 用于性能改善的可重配置图形处理器
CN103176576A (zh) * 2011-12-26 2013-06-26 联芯科技有限公司 一种片上系统的复位控制系统及方法
US9600024B2 (en) * 2012-09-28 2017-03-21 Mediatek Singapore Pte. Ltd. Control method of clock gating for dithering in the clock signal to mitigate voltage transients
US10242652B2 (en) * 2013-06-13 2019-03-26 Intel Corporation Reconfigurable graphics processor for performance improvement
CN103605539B (zh) * 2013-11-15 2017-10-27 美的集团股份有限公司 单片机系统时钟频率控制方法及系统
US9489007B2 (en) * 2014-04-14 2016-11-08 Macronix International Co., Ltd. Configurable clock interface device
DE102015112253A1 (de) 2014-08-26 2016-03-03 Samsung Electronics Co., Ltd. Integrierte Leistungsverwaltungsschaltung, Leistungsverwaltungsverfahren, mobile Vorrichtung und Takteinstellverfahren
KR102320399B1 (ko) 2014-08-26 2021-11-03 삼성전자주식회사 전원 관리 칩, 그것을 포함하는 모바일 장치 및 그것의 클록 조절 방법
JP2016143206A (ja) * 2015-01-30 2016-08-08 日本電信電話株式会社 半導体集積回路
JP6428529B2 (ja) 2015-08-17 2018-11-28 京セラドキュメントソリューションズ株式会社 画像形成装置
JP6394821B2 (ja) * 2015-12-11 2018-09-26 京セラドキュメントソリューションズ株式会社 画像形成装置
KR102740426B1 (ko) * 2016-01-25 2024-12-06 삼성전자주식회사 반도체 장치 및 그 구동 방법
US10348281B1 (en) * 2016-09-06 2019-07-09 Ampere Computing Llc Clock control based on voltage associated with a microprocessor
JP6467078B1 (ja) 2018-01-30 2019-02-06 ウィンボンド エレクトロニクス コーポレーション 半導体記憶装置
US10627883B2 (en) * 2018-02-28 2020-04-21 Advanced Micro Devices, Inc. Onboard monitoring of voltage levels and droop events
JP7166884B2 (ja) * 2018-11-14 2022-11-08 キヤノン株式会社 ソフトウェアの改ざんを検知することが可能な情報処理装置
JP7452259B2 (ja) 2020-06-02 2024-03-19 富士通株式会社 半導体装置
KR102827935B1 (ko) 2020-07-03 2025-07-01 삼성전자주식회사 전자 장치 및 그 전자 장치의 제어 방법
US11514551B2 (en) 2020-09-25 2022-11-29 Intel Corporation Configuration profiles for graphics processing unit
CN113076141A (zh) * 2021-03-30 2021-07-06 山东英信计算机技术有限公司 一种加速卡上电初始化方法、装置及加速卡

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6026498A (en) * 1994-08-10 2000-02-15 Fujitsu Limited Clock signal generator circuit using a logical result of an output of a computer and a source clock to generate plurality of clock signals
US6061803A (en) * 1993-11-15 2000-05-09 International Microcircuits, Inc. Variable frequency clock for an electronic system and method therefor
US6429704B1 (en) * 1999-09-28 2002-08-06 International Business Machines Corporation Power consumption reduction method, power consumption reduction circuit, control circuit, and hard disk drive apparatus
US20040199803A1 (en) * 2001-10-26 2004-10-07 Fujitsu Limited Semiconductor integrated circuit device, an electronic apparatus including the device, and a power consumption reduction method
CN1722062A (zh) * 2004-06-29 2006-01-18 三星电子株式会社 产生时钟信号的集成电路和方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63200220A (ja) * 1987-02-14 1988-08-18 Sharp Corp 電子機器の動作速度切換方式
FR2699755B1 (fr) * 1992-12-22 1995-03-10 Sgs Thomson Microelectronics Circuit de démarrage et de sécurité contre les coupures d'alimentation, pour circuit intégré.
JPH1139868A (ja) * 1997-07-18 1999-02-12 Matsushita Electric Ind Co Ltd 半導体集積回路システム、半導体集積回路、及び半導体集積回路システムの駆動方法
JP2002202829A (ja) * 2000-12-28 2002-07-19 Fujitsu Ltd マイクロコンピュータ
JP3942387B2 (ja) * 2001-02-13 2007-07-11 株式会社小糸製作所 放電灯点灯回路
US7225349B2 (en) * 2003-07-25 2007-05-29 Intel Corporation Power supply voltage droop compensated clock modulation for microprocessors
DE10354215B4 (de) * 2003-11-20 2010-02-25 Infineon Technologies Ag Taktregulierungsvorrichtung sowie Schaltungsanordnung
US7038506B2 (en) * 2004-03-23 2006-05-02 Stmicroelectronics Pvt. Ltd. Automatic selection of an on-chip ancillary internal clock generator upon resetting a digital system
JP4504108B2 (ja) 2004-06-15 2010-07-14 富士通セミコンダクター株式会社 リセット回路

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6061803A (en) * 1993-11-15 2000-05-09 International Microcircuits, Inc. Variable frequency clock for an electronic system and method therefor
US6026498A (en) * 1994-08-10 2000-02-15 Fujitsu Limited Clock signal generator circuit using a logical result of an output of a computer and a source clock to generate plurality of clock signals
US6429704B1 (en) * 1999-09-28 2002-08-06 International Business Machines Corporation Power consumption reduction method, power consumption reduction circuit, control circuit, and hard disk drive apparatus
US20040199803A1 (en) * 2001-10-26 2004-10-07 Fujitsu Limited Semiconductor integrated circuit device, an electronic apparatus including the device, and a power consumption reduction method
CN1722062A (zh) * 2004-06-29 2006-01-18 三星电子株式会社 产生时钟信号的集成电路和方法

Also Published As

Publication number Publication date
EP2499549A2 (en) 2012-09-19
US20110115567A1 (en) 2011-05-19
KR101699916B1 (ko) 2017-01-25
JP5776124B2 (ja) 2015-09-09
WO2011060248A4 (en) 2011-10-27
WO2011060248A2 (en) 2011-05-19
TW201135401A (en) 2011-10-16
CN102640078A (zh) 2012-08-15
TWI524166B (zh) 2016-03-01
WO2011060248A3 (en) 2011-09-09
EP2499549B1 (en) 2015-04-01
US8775854B2 (en) 2014-07-08
KR20120095901A (ko) 2012-08-29
JP2013511096A (ja) 2013-03-28

Similar Documents

Publication Publication Date Title
CN102640078B (zh) 针对电源管理的时钟开启策略
US9189053B2 (en) Performance based power management of a memory and a data storage system using the memory
US11644884B2 (en) Controlling a processor clock
US9323312B2 (en) System and methods for delaying interrupts in a microcontroller system
US20160231806A1 (en) Initial operational mode for integrated circuit
BR112017007876B1 (pt) Sistema de processamento de processador múltiplo, aparelho, método de comutação de uma pluralidade de processadores entre um modo de processamento múltiplo simétrico (smp) e um modo de processamento múltiplo assimétrico (asmp), e método de processamento em um sistema de processador múltiplo que tem uma pluralidade de processadores
CN107306119B (zh) 用于氮化镓GaN器件的电路系统和方法
US9411404B2 (en) Coprocessor dynamic power gating for on-die leakage reduction
JP5936415B2 (ja) 半導体集積回路、情報処理装置および制御方法
US9900424B2 (en) Chip aware thermal policy
US10802742B2 (en) Memory access control
JP6224994B2 (ja) 情報処理装置およびその制御方法
US20250110540A1 (en) Power management integrated circuit device having multiple initialization/power up modes
EP3748808B1 (en) A device with power supply management
EP2775395B1 (en) Integrated circuit, electronic device and instruction scheduling method
US9317095B1 (en) Voltage scaling system supporting synchronous applications
US20140095919A1 (en) Clock control method for performance thermal and power management system
CN113126736A (zh) 一种芯片电源管理方法及电路
KR20150067846A (ko) 상태천이머신을 이용한 반도체 시스템의 전력 절감 방법

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20200428

Address after: Singapore City

Patentee after: Marvell Asia Pte. Ltd.

Address before: Ford street, Grand Cayman, Cayman Islands

Patentee before: Kaiwei international Co.

Effective date of registration: 20200428

Address after: Ford street, Grand Cayman, Cayman Islands

Patentee after: Kaiwei international Co.

Address before: Hamilton, Bermuda

Patentee before: Marvell International Ltd.

Effective date of registration: 20200428

Address after: Hamilton, Bermuda

Patentee after: Marvell International Ltd.

Address before: Babado J San Mega Le

Patentee before: MARVELL WORLD TRADE Ltd.

CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20150923

Termination date: 20211112