JP2007243877A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2007243877A5 JP2007243877A5 JP2006067243A JP2006067243A JP2007243877A5 JP 2007243877 A5 JP2007243877 A5 JP 2007243877A5 JP 2006067243 A JP2006067243 A JP 2006067243A JP 2006067243 A JP2006067243 A JP 2006067243A JP 2007243877 A5 JP2007243877 A5 JP 2007243877A5
- Authority
- JP
- Japan
- Prior art keywords
- signal
- circuit
- delay
- control
- outputs
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000009966 trimming Methods 0.000 claims 35
- 239000004065 semiconductor Substances 0.000 claims 5
Priority Applications (7)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2006067243A JP5134779B2 (ja) | 2006-03-13 | 2006-03-13 | 遅延同期回路 |
| TW095145171A TWI399038B (zh) | 2006-03-13 | 2006-12-05 | Delay synchronous circuit and semiconductor integrated circuit device |
| CN2006101566680A CN101039108B (zh) | 2006-03-13 | 2006-12-30 | 延迟同步电路及半导体集成电路器件 |
| US11/648,652 US7482850B2 (en) | 2006-03-13 | 2007-01-03 | Delay locked loop circuit and semiconductor integrated circuit device |
| KR1020070002478A KR20070093322A (ko) | 2006-03-13 | 2007-01-09 | 지연동기회로 및 반도체 집적회로장치 |
| EP07000456.9A EP1835623B1 (en) | 2006-03-13 | 2007-01-10 | Delay locked loop circuit and semiconductor integrated circuit device |
| US12/354,391 US7675334B2 (en) | 2006-03-13 | 2009-01-15 | Delay locked loop circuit and semiconductor integrated circuit device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2006067243A JP5134779B2 (ja) | 2006-03-13 | 2006-03-13 | 遅延同期回路 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2007243877A JP2007243877A (ja) | 2007-09-20 |
| JP2007243877A5 true JP2007243877A5 (enExample) | 2009-03-12 |
| JP5134779B2 JP5134779B2 (ja) | 2013-01-30 |
Family
ID=38050939
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2006067243A Expired - Fee Related JP5134779B2 (ja) | 2006-03-13 | 2006-03-13 | 遅延同期回路 |
Country Status (6)
| Country | Link |
|---|---|
| US (2) | US7482850B2 (enExample) |
| EP (1) | EP1835623B1 (enExample) |
| JP (1) | JP5134779B2 (enExample) |
| KR (1) | KR20070093322A (enExample) |
| CN (1) | CN101039108B (enExample) |
| TW (1) | TWI399038B (enExample) |
Families Citing this family (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8169241B2 (en) | 2008-01-15 | 2012-05-01 | Atmel Rousset S.A.S. | Proportional phase comparator and method for phase-aligning digital signals |
| JP2009278528A (ja) * | 2008-05-16 | 2009-11-26 | Elpida Memory Inc | Dll回路、および半導体装置 |
| KR100996175B1 (ko) * | 2008-12-26 | 2010-11-24 | 주식회사 하이닉스반도체 | 반도체 장치 |
| KR101012678B1 (ko) * | 2009-02-04 | 2011-02-09 | 연세대학교 산학협력단 | 지연 동기 루프 및 이를 포함하는 전자 장치 |
| TWI474184B (zh) * | 2009-06-08 | 2015-02-21 | Via Tech Inc | 通用序列匯流排裝置與系統 |
| JP5588254B2 (ja) | 2009-08-04 | 2014-09-10 | キヤノン株式会社 | 遅延同期ループ回路 |
| TWI396386B (zh) * | 2010-05-06 | 2013-05-11 | Princeton Technology Corp | 可整合於晶片中之單擊電路、可縮短啟動時間之發射器及其方法 |
| US8248124B2 (en) * | 2010-06-03 | 2012-08-21 | Intel Corporation | Methods and apparatuses for delay-locked loops and phase-locked loops |
| KR102053352B1 (ko) * | 2013-02-25 | 2019-12-09 | 삼성전자주식회사 | 고조파 락을 방지할 수 있는 위상 동기 루프 및 이를 포함하는 장치들 |
| KR101657339B1 (ko) * | 2013-05-22 | 2016-09-19 | 매그나칩 반도체 유한회사 | Dll 동작 모드 제어회로 및 그 방법 |
| US9584105B1 (en) * | 2016-03-10 | 2017-02-28 | Analog Devices, Inc. | Timing generator for generating high resolution pulses having arbitrary widths |
| JP6390683B2 (ja) * | 2016-09-28 | 2018-09-19 | ミツミ電機株式会社 | 半導体集積回路 |
| WO2018208990A1 (en) * | 2017-05-09 | 2018-11-15 | The Regents Of The University Of California | Systems and methods for low-power near-field-communication |
| WO2019036519A1 (en) | 2017-08-14 | 2019-02-21 | The Regents Of The University Of California | LOAD-INDUCED RESONANCE DISPLACEMENT MODULATION SCHEME FOR SIMULTANEOUS TRANSMISSION OF NEAR-FIELD WIRELESS ENERGY AND DATA THROUGH A PAIR OF INDUCTIVE COIL |
| US11527992B2 (en) | 2019-09-19 | 2022-12-13 | Analog Devices International Unlimited Company | Rotary traveling wave oscillators with distributed stubs |
| CN113179099B (zh) * | 2020-09-18 | 2022-04-01 | 上海司南卫星导航技术股份有限公司 | 一种锁相环电路和其控制方法、半导体器件及电子设备 |
| US11539353B2 (en) * | 2021-02-02 | 2022-12-27 | Analog Devices International Unlimited Company | RTWO-based frequency multiplier |
| US11323124B1 (en) | 2021-06-01 | 2022-05-03 | SambaNova Systems, Inc. | Variable-length clock stretcher with correction for glitches due to finite DLL bandwidth |
| CN113381753B (zh) * | 2021-06-08 | 2022-07-12 | 天津大学 | 用于延迟锁相环的启动电路 |
Family Cites Families (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6098727A (ja) * | 1983-11-04 | 1985-06-01 | Mitsubishi Electric Corp | 同期はずれ検出回路 |
| JPS62247624A (ja) * | 1986-04-07 | 1987-10-28 | Mitsubishi Electric Corp | 位相同期ル−プ回路 |
| JPS63136825A (ja) * | 1986-11-28 | 1988-06-09 | Mitsubishi Electric Corp | 同期・非同期状態検出カウンタ−付位相ロツクル−プ |
| JP3275222B2 (ja) * | 1994-03-04 | 2002-04-15 | 富士通株式会社 | 位相同期発振器 |
| JP3481148B2 (ja) * | 1998-10-15 | 2003-12-22 | 富士通株式会社 | Dll回路を有する集積回路装置 |
| JPH11205102A (ja) * | 1998-01-13 | 1999-07-30 | Mitsubishi Electric Corp | 遅延同期回路 |
| US6239634B1 (en) * | 1999-05-19 | 2001-05-29 | Parthus Technologies | Apparatus and method for ensuring the correct start-up and locking of a delay locked loop |
| JP3808670B2 (ja) | 1999-08-19 | 2006-08-16 | 富士通株式会社 | 半導体集積回路 |
| JP2002064371A (ja) | 2000-08-14 | 2002-02-28 | Nec Corp | 位相周波数比較器および位相周波数比較器の初期化方法 |
| US6504408B1 (en) * | 2001-07-09 | 2003-01-07 | Broadcom Corporation | Method and apparatus to ensure DLL locking at minimum delay |
| US6628154B2 (en) * | 2001-07-31 | 2003-09-30 | Cypress Semiconductor Corp. | Digitally controlled analog delay locked loop (DLL) |
| US6683478B2 (en) | 2001-11-13 | 2004-01-27 | Samsung Electronics Co., Ltd. | Apparatus for ensuring correct start-up and phase locking of delay locked loop |
| TW558872B (en) * | 2002-05-21 | 2003-10-21 | Via Tech Inc | Delay-locked loop device and method for generating clock signal |
| US7477716B2 (en) | 2003-06-25 | 2009-01-13 | Mosaid Technologies, Inc. | Start up circuit for delay locked loop |
| US6867627B1 (en) * | 2003-09-16 | 2005-03-15 | Integrated Device Technology, Inc. | Delay-locked loop (DLL) integrated circuits having high bandwidth and reliable locking characteristics |
| US7002384B1 (en) * | 2004-01-16 | 2006-02-21 | Altera Corporation | Loop circuitry with low-pass noise filter |
| KR100605588B1 (ko) | 2004-03-05 | 2006-07-28 | 주식회사 하이닉스반도체 | 반도체 기억 소자에서의 지연 고정 루프 및 그의 클럭록킹 방법 |
| JP3993860B2 (ja) | 2004-04-19 | 2007-10-17 | 富士通株式会社 | Dll回路 |
| KR100537202B1 (ko) * | 2004-05-06 | 2005-12-16 | 주식회사 하이닉스반도체 | 지연고정루프의 지연고정상태 정보의 이용이 가능한반도체 소자 |
| US7355464B2 (en) * | 2005-05-09 | 2008-04-08 | Micron Technology, Inc. | Apparatus and method for controlling a delay- or phase-locked loop as a function of loop frequency |
-
2006
- 2006-03-13 JP JP2006067243A patent/JP5134779B2/ja not_active Expired - Fee Related
- 2006-12-05 TW TW095145171A patent/TWI399038B/zh not_active IP Right Cessation
- 2006-12-30 CN CN2006101566680A patent/CN101039108B/zh not_active Expired - Fee Related
-
2007
- 2007-01-03 US US11/648,652 patent/US7482850B2/en not_active Expired - Fee Related
- 2007-01-09 KR KR1020070002478A patent/KR20070093322A/ko not_active Withdrawn
- 2007-01-10 EP EP07000456.9A patent/EP1835623B1/en not_active Not-in-force
-
2009
- 2009-01-15 US US12/354,391 patent/US7675334B2/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2007243877A5 (enExample) | ||
| KR101331442B1 (ko) | 듀티 싸이클 보정기능이 루프 내에 내장된 지연고정루프 | |
| TW200601704A (en) | Register controlled delay locked loop and its control method | |
| CN103258561B (zh) | 半导体装置的数据输出定时控制电路 | |
| TWI443970B (zh) | 延遲鎖相迴路與延遲鎖相方法 | |
| JP2007538468A5 (enExample) | ||
| JP2010088108A5 (enExample) | ||
| JP2008529426A5 (enExample) | ||
| WO2009057289A1 (ja) | スペクトラム拡散クロック発生装置 | |
| JP2016021628A5 (enExample) | ||
| JP2008199573A5 (enExample) | ||
| CN107872221B (zh) | 一种全相位数字延迟锁相环装置及工作方法 | |
| JP2007020394A5 (enExample) | ||
| KR101046274B1 (ko) | 클럭지연회로 | |
| KR20140003101A (ko) | 위상 검출 회로 및 이를 이용한 동기 회로 | |
| ATE534192T1 (de) | Spreizspektrum-taktung in einem fraktional-n-pll | |
| GB0906418D0 (en) | Digital phase-locked loop architecture | |
| WO2015149653A1 (zh) | 一种时钟占空比调整电路及多相位时钟产生器 | |
| EP2122625B1 (en) | Digital data buffer | |
| US20190348093A1 (en) | Semiconductor integrated circuit and semiconductor device | |
| TW200737726A (en) | Delay locked loop circuit and semiconductor integrated circuit device | |
| JP2015095860A5 (enExample) | ||
| TW200713828A (en) | Delay locked loop circuit | |
| US8963591B2 (en) | Clock signal initialization circuit and its method | |
| WO2013074845A3 (en) | System and method of calibrating a phase-locked loop while maintaining lock |