JP2010539696A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2010539696A5 JP2010539696A5 JP2010524479A JP2010524479A JP2010539696A5 JP 2010539696 A5 JP2010539696 A5 JP 2010539696A5 JP 2010524479 A JP2010524479 A JP 2010524479A JP 2010524479 A JP2010524479 A JP 2010524479A JP 2010539696 A5 JP2010539696 A5 JP 2010539696A5
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- donor
- bond strength
- receiver
- donor substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 claims 28
- 238000000034 method Methods 0.000 claims 9
- 230000002093 peripheral effect Effects 0.000 claims 7
- 238000004519 manufacturing process Methods 0.000 claims 2
- 238000000678 plasma activation Methods 0.000 claims 2
- 239000004065 semiconductor Substances 0.000 claims 2
- 238000003486 chemical etching Methods 0.000 claims 1
- 238000004140 cleaning Methods 0.000 claims 1
- 230000009849 deactivation Effects 0.000 claims 1
- 238000005530 etching Methods 0.000 claims 1
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR0757511A FR2920912B1 (fr) | 2007-09-12 | 2007-09-12 | Procede de fabrication d'une structure par transfert de couche |
| FR0757511 | 2007-09-12 | ||
| PCT/EP2008/062018 WO2009034113A1 (en) | 2007-09-12 | 2008-09-11 | Method of producing a structure by layer transfer |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2010539696A JP2010539696A (ja) | 2010-12-16 |
| JP2010539696A5 true JP2010539696A5 (enExample) | 2012-08-23 |
| JP5231555B2 JP5231555B2 (ja) | 2013-07-10 |
Family
ID=39092009
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2010524479A Active JP5231555B2 (ja) | 2007-09-12 | 2008-09-11 | 層転写により構造を製造する方法 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US8420500B2 (enExample) |
| EP (1) | EP2195836A1 (enExample) |
| JP (1) | JP5231555B2 (enExample) |
| KR (1) | KR101172585B1 (enExample) |
| CN (1) | CN101803002B (enExample) |
| FR (1) | FR2920912B1 (enExample) |
| WO (1) | WO2009034113A1 (enExample) |
Families Citing this family (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5478166B2 (ja) * | 2008-09-11 | 2014-04-23 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
| US8852391B2 (en) * | 2010-06-21 | 2014-10-07 | Brewer Science Inc. | Method and apparatus for removing a reversibly mounted device wafer from a carrier substrate |
| JP5859742B2 (ja) * | 2011-04-28 | 2016-02-16 | 京セラ株式会社 | 複合基板 |
| JP5976999B2 (ja) * | 2011-05-30 | 2016-08-24 | 京セラ株式会社 | 複合基板 |
| US8709914B2 (en) * | 2011-06-14 | 2014-04-29 | International Business Machines Corporation | Method for controlled layer transfer |
| FR3032555B1 (fr) * | 2015-02-10 | 2018-01-19 | Soitec | Procede de report d'une couche utile |
| FR3048548B1 (fr) | 2016-03-02 | 2018-03-02 | Soitec | Procede de determination d'une energie convenable d'implantation dans un substrat donneur et procede de fabrication d'une structure de type semi-conducteur sur isolant |
| US10504716B2 (en) * | 2018-03-15 | 2019-12-10 | Taiwan Semiconductor Manufacturing Company Ltd. | Method for manufacturing semiconductor device and manufacturing method of the same |
| JP6705472B2 (ja) | 2018-06-18 | 2020-06-03 | Tdk株式会社 | 非可逆回路素子及びこれを用いた通信装置 |
| WO2020213478A1 (ja) * | 2019-04-19 | 2020-10-22 | 東京エレクトロン株式会社 | 処理装置及び処理方法 |
| CN114864465B (zh) * | 2021-01-20 | 2025-09-26 | 中芯国际集成电路制造(北京)有限公司 | 用于键合的晶圆结构及其形成方法、键合方法 |
| FR3135820B1 (fr) * | 2022-05-18 | 2024-04-26 | Commissariat Energie Atomique | Procédé de transfert d'une couche depuis un substrat source vers un substrat destination |
| FR3135819B1 (fr) | 2022-05-18 | 2024-04-26 | Commissariat Energie Atomique | Procédé de transfert d'une couche depuis un substrat source vers un substrat destination |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| ATE151199T1 (de) * | 1986-12-19 | 1997-04-15 | Applied Materials Inc | Plasmaätzvorrichtung mit magnetfeldverstärkung |
| US5298465A (en) * | 1990-08-16 | 1994-03-29 | Applied Materials, Inc. | Plasma etching system |
| US5423918A (en) * | 1993-09-21 | 1995-06-13 | Applied Materials, Inc. | Method for reducing particulate contamination during plasma processing of semiconductor devices |
| JP3294934B2 (ja) * | 1994-03-11 | 2002-06-24 | キヤノン株式会社 | 半導体基板の作製方法及び半導体基板 |
| FR2842649B1 (fr) * | 2002-07-17 | 2005-06-24 | Soitec Silicon On Insulator | Procede d'augmentation de l'aire d'une couche utile de materiau reportee sur un support |
| JP3996557B2 (ja) * | 2003-07-09 | 2007-10-24 | 直江津電子工業株式会社 | 半導体接合ウエーハの製造方法 |
| JP2005347302A (ja) * | 2004-05-31 | 2005-12-15 | Canon Inc | 基板の製造方法 |
| KR100539266B1 (ko) * | 2004-06-02 | 2005-12-27 | 삼성전자주식회사 | 호 절편 형태의 한정부를 가지는 플라즈마 공정 장비 |
| KR100553713B1 (ko) * | 2004-06-03 | 2006-02-24 | 삼성전자주식회사 | 플라즈마 식각 장치 및 이 장치를 이용한 포토 마스크의제조 방법 |
| JP4520820B2 (ja) * | 2004-10-27 | 2010-08-11 | 株式会社日立ハイテクノロジーズ | 試料処理装置及び試料処理システム |
| US7919391B2 (en) * | 2004-12-24 | 2011-04-05 | S.O.I.Tec Silicon On Insulator Technologies | Methods for preparing a bonding surface of a semiconductor wafer |
| KR101174871B1 (ko) * | 2005-06-18 | 2012-08-17 | 삼성디스플레이 주식회사 | 유기 반도체의 패터닝 방법 |
| US7601271B2 (en) * | 2005-11-28 | 2009-10-13 | S.O.I.Tec Silicon On Insulator Technologies | Process and equipment for bonding by molecular adhesion |
| US7781309B2 (en) * | 2005-12-22 | 2010-08-24 | Sumco Corporation | Method for manufacturing direct bonded SOI wafer and direct bonded SOI wafer manufactured by the method |
| JP2007251080A (ja) * | 2006-03-20 | 2007-09-27 | Fujifilm Corp | プラスチック基板の固定方法、回路基板およびその製造方法 |
-
2007
- 2007-09-12 FR FR0757511A patent/FR2920912B1/fr active Active
-
2008
- 2008-09-11 EP EP08803985A patent/EP2195836A1/en not_active Withdrawn
- 2008-09-11 US US12/675,927 patent/US8420500B2/en active Active
- 2008-09-11 WO PCT/EP2008/062018 patent/WO2009034113A1/en not_active Ceased
- 2008-09-11 CN CN2008801062027A patent/CN101803002B/zh active Active
- 2008-09-11 JP JP2010524479A patent/JP5231555B2/ja active Active
- 2008-09-11 KR KR1020107007669A patent/KR101172585B1/ko active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2010539696A5 (enExample) | ||
| JP2009111363A5 (enExample) | ||
| JP2011523784A5 (enExample) | ||
| WO2009114120A3 (en) | Control of bevel etch film profile using plasma exclusion zone rings larger than the wafer diameter | |
| JP2006080314A5 (enExample) | ||
| JP2015133481A5 (ja) | 剥離方法 | |
| JP2007509499A5 (enExample) | ||
| TW200741831A (en) | Method of manufacturing semiconductor device | |
| TWI671832B (zh) | 提供電子裝置之方法及其電子裝置 | |
| JP2010251632A5 (enExample) | ||
| JP2005340423A5 (enExample) | ||
| JP2010517286A5 (enExample) | ||
| TW200629416A (en) | Semiconductor device and fabrication method thereof | |
| CN114927538B (zh) | 晶圆键合方法以及背照式图像传感器的形成方法 | |
| CN113903656A (zh) | 一种碳化硅晶圆加工工艺 | |
| TWI720936B (zh) | 化合物半導體元件及其背面銅製程方法 | |
| JP2015216224A5 (enExample) | ||
| JP6886481B2 (ja) | 貼合基板の剥離方法および接着剤の除去方法 | |
| TW201207928A (en) | Process and apparatus for texturizing a flat semiconductor substrate | |
| JP2009194374A5 (ja) | Soi基板の作製方法 | |
| JP2009194388A5 (enExample) | ||
| JP2010042469A (ja) | サポートプレート | |
| CN102509699B (zh) | 金属层光刻胶重涂方法以及光刻方法 | |
| JP2004214400A5 (enExample) | ||
| CN104078352B (zh) | 晶圆清洗方法及晶圆清洗装置 |