JP2010245106A5 - - Google Patents

Download PDF

Info

Publication number
JP2010245106A5
JP2010245106A5 JP2009089207A JP2009089207A JP2010245106A5 JP 2010245106 A5 JP2010245106 A5 JP 2010245106A5 JP 2009089207 A JP2009089207 A JP 2009089207A JP 2009089207 A JP2009089207 A JP 2009089207A JP 2010245106 A5 JP2010245106 A5 JP 2010245106A5
Authority
JP
Japan
Prior art keywords
die
substrate
plan
wiring
view
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2009089207A
Other languages
English (en)
Other versions
JP5470602B2 (ja
JP2010245106A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2009089207A priority Critical patent/JP5470602B2/ja
Priority claimed from JP2009089207A external-priority patent/JP5470602B2/ja
Priority to US12/728,885 priority patent/US8492881B2/en
Publication of JP2010245106A publication Critical patent/JP2010245106A/ja
Publication of JP2010245106A5 publication Critical patent/JP2010245106A5/ja
Application granted granted Critical
Publication of JP5470602B2 publication Critical patent/JP5470602B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Claims (1)

  1. ダイを備え、
    前記ダイは、
    基板と、
    前記基板上に設けられ、一の方向に延びる部分を有する第1配線と、
    前記基板上に設けられ、平面視において前記第1配線と交差し、かつ前記基板の厚み方向において前記第1配線と間隔を空けて配置された第2配線と、
    前記第1および第2配線が前記間隔を空けて互いに交差する領域において前記第1および第2配線に少なくとも一部が挟まれた磁気記憶素子と、
    平面視において前記磁気記憶素子を覆うように形成された第1の磁気シールド構造とを含み、さらに
    厚み方向において前記ダイを挟む第2および第3の磁気シールド構造と、
    前記ダイが実装され、かつ強磁性体を含有するリードフレーム部材とを備え、
    前記リードフレーム部材は平面視において前記ダイの一部のみと重複している、磁気記憶装置。
JP2009089207A 2009-04-01 2009-04-01 磁気記憶装置 Expired - Fee Related JP5470602B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2009089207A JP5470602B2 (ja) 2009-04-01 2009-04-01 磁気記憶装置
US12/728,885 US8492881B2 (en) 2009-04-01 2010-03-22 Magnetic storage device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009089207A JP5470602B2 (ja) 2009-04-01 2009-04-01 磁気記憶装置

Publications (3)

Publication Number Publication Date
JP2010245106A JP2010245106A (ja) 2010-10-28
JP2010245106A5 true JP2010245106A5 (ja) 2012-04-19
JP5470602B2 JP5470602B2 (ja) 2014-04-16

Family

ID=42826066

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009089207A Expired - Fee Related JP5470602B2 (ja) 2009-04-01 2009-04-01 磁気記憶装置

Country Status (2)

Country Link
US (1) US8492881B2 (ja)
JP (1) JP5470602B2 (ja)

Families Citing this family (96)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101108150B1 (ko) * 2009-04-21 2012-01-31 삼성모바일디스플레이주식회사 스토커 시스템 및 스토커 관리 방법
US7965538B2 (en) * 2009-07-13 2011-06-21 Seagate Technology Llc Active protection device for resistive random access memory (RRAM) formation
JP2012109307A (ja) 2010-11-15 2012-06-07 Renesas Electronics Corp 半導体装置及び半導体装置の製造方法
JP6144868B2 (ja) * 2010-11-18 2017-06-07 日東電工株式会社 フリップチップ型半導体裏面用フィルム、ダイシングテープ一体型半導体裏面用フィルム、及び、フリップチップ型半導体裏面用フィルムの製造方法
JP5695453B2 (ja) * 2011-03-07 2015-04-08 ルネサスエレクトロニクス株式会社 半導体装置及び半導体装置の製造方法
JP2013008870A (ja) 2011-06-24 2013-01-10 Toshiba Corp 半導体記憶装置
JP5858335B2 (ja) * 2012-01-16 2016-02-10 大日本印刷株式会社 半導体装置
US8791533B2 (en) * 2012-01-30 2014-07-29 Broadcom Corporation Semiconductor package having an interposer configured for magnetic signaling
JP5813596B2 (ja) * 2012-08-10 2015-11-17 株式会社東芝 不揮発性半導体記憶装置
US8952504B2 (en) * 2013-02-08 2015-02-10 Qualcomm Incorporated Small form factor magnetic shield for magnetorestrictive random access memory (MRAM)
US8937379B1 (en) * 2013-07-03 2015-01-20 Stats Chippac Ltd. Integrated circuit packaging system with trenched leadframe and method of manufacture thereof
JP2015060970A (ja) * 2013-09-19 2015-03-30 株式会社東芝 磁気抵抗素子および磁気メモリ
KR102214798B1 (ko) 2014-02-05 2021-02-10 삼성전자주식회사 패키지 기판 및 이를 포함하는 반도체 패키지
US9263667B1 (en) 2014-07-25 2016-02-16 Spin Transfer Technologies, Inc. Method for manufacturing MTJ memory device
US9337412B2 (en) 2014-09-22 2016-05-10 Spin Transfer Technologies, Inc. Magnetic tunnel junction structure for MRAM device
US10475985B2 (en) 2015-03-26 2019-11-12 Globalfoundries Singapore Pte. Ltd. MRAM magnetic shielding with fan-out wafer level packaging
US10510946B2 (en) 2015-07-23 2019-12-17 Globalfoundries Singapore Pte. Ltd. MRAM chip magnetic shielding
US10468590B2 (en) 2015-04-21 2019-11-05 Spin Memory, Inc. High annealing temperature perpendicular magnetic anisotropy structure for magnetic random access memory
US9728712B2 (en) 2015-04-21 2017-08-08 Spin Transfer Technologies, Inc. Spin transfer torque structure for MRAM devices having a spin current injection capping layer
WO2016174509A1 (en) * 2015-04-27 2016-11-03 Kabushiki Kaisha Toshiba Magnetic memory device
US10096768B2 (en) 2015-05-26 2018-10-09 Globalfoundries Singapore Pte. Ltd. Magnetic shielding for MTJ device or bit
US9853206B2 (en) 2015-06-16 2017-12-26 Spin Transfer Technologies, Inc. Precessional spin current structure for MRAM
US9786839B2 (en) * 2015-07-23 2017-10-10 Globalfoundries Singapore Pte. Ltd. 3D MRAM with through silicon vias or through silicon trenches magnetic shielding
US9773974B2 (en) 2015-07-30 2017-09-26 Spin Transfer Technologies, Inc. Polishing stop layer(s) for processing arrays of semiconductor elements
US10163479B2 (en) 2015-08-14 2018-12-25 Spin Transfer Technologies, Inc. Method and apparatus for bipolar memory write-verify
KR102369523B1 (ko) 2015-09-08 2022-03-03 삼성전자주식회사 자기 저항 메모리 장치 및 그 제조 방법
US9741926B1 (en) 2016-01-28 2017-08-22 Spin Transfer Technologies, Inc. Memory cell having magnetic tunnel junction and thermal stability enhancement layer
US10818331B2 (en) 2016-09-27 2020-10-27 Spin Memory, Inc. Multi-chip module for MRAM devices with levels of dynamic redundancy registers
US10991410B2 (en) 2016-09-27 2021-04-27 Spin Memory, Inc. Bi-polar write scheme
US10437491B2 (en) 2016-09-27 2019-10-08 Spin Memory, Inc. Method of processing incomplete memory operations in a memory device during a power up sequence and a power down sequence using a dynamic redundancy register
US10360964B2 (en) 2016-09-27 2019-07-23 Spin Memory, Inc. Method of writing contents in memory during a power up sequence using a dynamic redundancy register in a memory device
US10628316B2 (en) 2016-09-27 2020-04-21 Spin Memory, Inc. Memory device with a plurality of memory banks where each memory bank is associated with a corresponding memory instruction pipeline and a dynamic redundancy register
US10460781B2 (en) 2016-09-27 2019-10-29 Spin Memory, Inc. Memory device with a dual Y-multiplexer structure for performing two simultaneous operations on the same row of a memory bank
US11151042B2 (en) 2016-09-27 2021-10-19 Integrated Silicon Solution, (Cayman) Inc. Error cache segmentation for power reduction
US11119936B2 (en) 2016-09-27 2021-09-14 Spin Memory, Inc. Error cache system with coarse and fine segments for power optimization
US10546625B2 (en) 2016-09-27 2020-01-28 Spin Memory, Inc. Method of optimizing write voltage based on error buffer occupancy
US10446210B2 (en) 2016-09-27 2019-10-15 Spin Memory, Inc. Memory instruction pipeline with a pre-read stage for a write operation for reducing power consumption in a memory device that uses dynamic redundancy registers
US11119910B2 (en) 2016-09-27 2021-09-14 Spin Memory, Inc. Heuristics for selecting subsegments for entry in and entry out operations in an error cache system with coarse and fine grain segments
US10437723B2 (en) 2016-09-27 2019-10-08 Spin Memory, Inc. Method of flushing the contents of a dynamic redundancy register to a secure storage area during a power down in a memory device
US10366774B2 (en) 2016-09-27 2019-07-30 Spin Memory, Inc. Device with dynamic redundancy registers
KR20180082709A (ko) 2017-01-10 2018-07-19 삼성전자주식회사 반도체 장치 및 이의 제조 방법
US10672976B2 (en) 2017-02-28 2020-06-02 Spin Memory, Inc. Precessional spin current structure with high in-plane magnetization for MRAM
US10665777B2 (en) 2017-02-28 2020-05-26 Spin Memory, Inc. Precessional spin current structure with non-magnetic insertion layer for MRAM
US10032978B1 (en) 2017-06-27 2018-07-24 Spin Transfer Technologies, Inc. MRAM with reduced stray magnetic fields
US10656994B2 (en) 2017-10-24 2020-05-19 Spin Memory, Inc. Over-voltage write operation of tunnel magnet-resistance (“TMR”) memory device and correcting failure bits therefrom by using on-the-fly bit failure detection and bit redundancy remapping techniques
US10529439B2 (en) 2017-10-24 2020-01-07 Spin Memory, Inc. On-the-fly bit failure detection and bit redundancy remapping techniques to correct for fixed bit defects
US10481976B2 (en) 2017-10-24 2019-11-19 Spin Memory, Inc. Forcing bits as bad to widen the window between the distributions of acceptable high and low resistive bits thereby lowering the margin and increasing the speed of the sense amplifiers
US10489245B2 (en) 2017-10-24 2019-11-26 Spin Memory, Inc. Forcing stuck bits, waterfall bits, shunt bits and low TMR bits to short during testing and using on-the-fly bit failure detection and bit redundancy remapping techniques to correct them
US10679685B2 (en) 2017-12-27 2020-06-09 Spin Memory, Inc. Shared bit line array architecture for magnetoresistive memory
US10424726B2 (en) 2017-12-28 2019-09-24 Spin Memory, Inc. Process for improving photoresist pillar adhesion during MRAM fabrication
US10395711B2 (en) 2017-12-28 2019-08-27 Spin Memory, Inc. Perpendicular source and bit lines for an MRAM array
US10811594B2 (en) 2017-12-28 2020-10-20 Spin Memory, Inc. Process for hard mask development for MRAM pillar formation using photolithography
US10891997B2 (en) 2017-12-28 2021-01-12 Spin Memory, Inc. Memory array with horizontal source line and a virtual source line
US10516094B2 (en) 2017-12-28 2019-12-24 Spin Memory, Inc. Process for creating dense pillars using multiple exposures for MRAM fabrication
US10360962B1 (en) 2017-12-28 2019-07-23 Spin Memory, Inc. Memory array with individually trimmable sense amplifiers
US10395712B2 (en) 2017-12-28 2019-08-27 Spin Memory, Inc. Memory array with horizontal source line and sacrificial bitline per virtual source
US10840439B2 (en) 2017-12-29 2020-11-17 Spin Memory, Inc. Magnetic tunnel junction (MTJ) fabrication methods and systems
US10840436B2 (en) 2017-12-29 2020-11-17 Spin Memory, Inc. Perpendicular magnetic anisotropy interface tunnel junction devices and methods of manufacture
US10199083B1 (en) 2017-12-29 2019-02-05 Spin Transfer Technologies, Inc. Three-terminal MRAM with ac write-assist for low read disturb
US10886330B2 (en) 2017-12-29 2021-01-05 Spin Memory, Inc. Memory device having overlapping magnetic tunnel junctions in compliance with a reference pitch
US10270027B1 (en) 2017-12-29 2019-04-23 Spin Memory, Inc. Self-generating AC current assist in orthogonal STT-MRAM
US10367139B2 (en) 2017-12-29 2019-07-30 Spin Memory, Inc. Methods of manufacturing magnetic tunnel junction devices
US10784439B2 (en) 2017-12-29 2020-09-22 Spin Memory, Inc. Precessional spin current magnetic tunnel junction devices and methods of manufacture
US10236048B1 (en) 2017-12-29 2019-03-19 Spin Memory, Inc. AC current write-assist in orthogonal STT-MRAM
US10424723B2 (en) 2017-12-29 2019-09-24 Spin Memory, Inc. Magnetic tunnel junction devices including an optimization layer
US10546624B2 (en) 2017-12-29 2020-01-28 Spin Memory, Inc. Multi-port random access memory
US10360961B1 (en) 2017-12-29 2019-07-23 Spin Memory, Inc. AC current pre-charge write-assist in orthogonal STT-MRAM
US10236047B1 (en) 2017-12-29 2019-03-19 Spin Memory, Inc. Shared oscillator (STNO) for MRAM array write-assist in orthogonal STT-MRAM
US10141499B1 (en) 2017-12-30 2018-11-27 Spin Transfer Technologies, Inc. Perpendicular magnetic tunnel junction device with offset precessional spin current layer
US10255962B1 (en) 2017-12-30 2019-04-09 Spin Memory, Inc. Microwave write-assist in orthogonal STT-MRAM
US10236439B1 (en) 2017-12-30 2019-03-19 Spin Memory, Inc. Switching and stability control for perpendicular magnetic tunnel junction device
US10229724B1 (en) 2017-12-30 2019-03-12 Spin Memory, Inc. Microwave write-assist in series-interconnected orthogonal STT-MRAM devices
US10319900B1 (en) 2017-12-30 2019-06-11 Spin Memory, Inc. Perpendicular magnetic tunnel junction device with precessional spin current layer having a modulated moment density
US10339993B1 (en) 2017-12-30 2019-07-02 Spin Memory, Inc. Perpendicular magnetic tunnel junction device with skyrmionic assist layers for free layer switching
US10468588B2 (en) 2018-01-05 2019-11-05 Spin Memory, Inc. Perpendicular magnetic tunnel junction device with skyrmionic enhancement layers for the precessional spin current magnetic layer
US10438996B2 (en) 2018-01-08 2019-10-08 Spin Memory, Inc. Methods of fabricating magnetic tunnel junctions integrated with selectors
US10438995B2 (en) 2018-01-08 2019-10-08 Spin Memory, Inc. Devices including magnetic tunnel junctions integrated with selectors
US10446744B2 (en) 2018-03-08 2019-10-15 Spin Memory, Inc. Magnetic tunnel junction wafer adaptor used in magnetic annealing furnace and method of using the same
US10388861B1 (en) 2018-03-08 2019-08-20 Spin Memory, Inc. Magnetic tunnel junction wafer adaptor used in magnetic annealing furnace and method of using the same
US20190296228A1 (en) 2018-03-23 2019-09-26 Spin Transfer Technologies, Inc. Three-Dimensional Arrays with Magnetic Tunnel Junction Devices Including an Annular Free Magnetic Layer and a Planar Reference Magnetic Layer
US11107978B2 (en) 2018-03-23 2021-08-31 Spin Memory, Inc. Methods of manufacturing three-dimensional arrays with MTJ devices including a free magnetic trench layer and a planar reference magnetic layer
US11107974B2 (en) 2018-03-23 2021-08-31 Spin Memory, Inc. Magnetic tunnel junction devices including a free magnetic trench layer and a planar reference magnetic layer
US10784437B2 (en) 2018-03-23 2020-09-22 Spin Memory, Inc. Three-dimensional arrays with MTJ devices including a free magnetic trench layer and a planar reference magnetic layer
US10411185B1 (en) 2018-05-30 2019-09-10 Spin Memory, Inc. Process for creating a high density magnetic tunnel junction array test platform
US10381551B1 (en) 2018-06-29 2019-08-13 Sandisk Technologies Llc Spin orbit torque magnetoresistive random access memory containing shielding element and method of making thereof
US10553783B2 (en) * 2018-06-29 2020-02-04 Sandisk Technologies Llc Spin orbit torque magnetoresistive random access memory containing shielding element and method of making thereof
US10593396B2 (en) 2018-07-06 2020-03-17 Spin Memory, Inc. Multi-bit cell read-out techniques for MRAM cells with mixed pinned magnetization orientations
US10559338B2 (en) 2018-07-06 2020-02-11 Spin Memory, Inc. Multi-bit cell read-out techniques
US10600478B2 (en) 2018-07-06 2020-03-24 Spin Memory, Inc. Multi-bit cell read-out techniques for MRAM cells with mixed pinned magnetization orientations
US10692569B2 (en) 2018-07-06 2020-06-23 Spin Memory, Inc. Read-out techniques for multi-bit cells
US10650875B2 (en) 2018-08-21 2020-05-12 Spin Memory, Inc. System for a wide temperature range nonvolatile memory
US10699761B2 (en) 2018-09-18 2020-06-30 Spin Memory, Inc. Word line decoder memory architecture
US10971680B2 (en) 2018-10-01 2021-04-06 Spin Memory, Inc. Multi terminal device stack formation methods
US11621293B2 (en) 2018-10-01 2023-04-04 Integrated Silicon Solution, (Cayman) Inc. Multi terminal device stack systems and methods
US10580827B1 (en) 2018-11-16 2020-03-03 Spin Memory, Inc. Adjustable stabilizer/polarizer method for MRAM with enhanced stability and efficient switching
US11107979B2 (en) 2018-12-28 2021-08-31 Spin Memory, Inc. Patterned silicide structures and methods of manufacture

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07193180A (ja) * 1993-12-27 1995-07-28 Toshiba Corp 樹脂封止型半導体装置
JPH11168169A (ja) * 1997-12-04 1999-06-22 Hitachi Ltd リードフレームおよびそれを用いた半導体装置ならびにその製造方法
US6104633A (en) 1998-02-10 2000-08-15 International Business Machines Corporation Intentional asymmetry imposed during fabrication and/or access of magnetic tunnel junction devices
JP3234814B2 (ja) * 1998-06-30 2001-12-04 株式会社東芝 磁気抵抗効果素子、磁気ヘッド、磁気ヘッドアセンブリ及び磁気記録装置
US6005800A (en) 1998-11-23 1999-12-21 International Business Machines Corporation Magnetic memory array with paired asymmetric memory cells for improved write margin
US6165803A (en) 1999-05-17 2000-12-26 Motorola, Inc. Magnetic random access memory and fabricating method thereof
JP4458703B2 (ja) 2001-03-16 2010-04-28 株式会社東芝 磁気抵抗効果素子、その製造方法、磁気ランダムアクセスメモリ、携帯端末装置、磁気ヘッド及び磁気再生装置
JP2003115578A (ja) * 2001-10-05 2003-04-18 Canon Inc 不揮発固体磁気メモリ装置、該不揮発固体磁気メモリ装置の製造方法およびマルチ・チップ・パッケージ
US6570783B1 (en) 2001-11-15 2003-05-27 Micron Technology, Inc. Asymmetric MRAM cell and bit design for improving bit yield
US6936763B2 (en) * 2002-06-28 2005-08-30 Freescale Semiconductor, Inc. Magnetic shielding for electronic circuits which include magnetic materials
JP2004047656A (ja) * 2002-07-11 2004-02-12 Sony Corp 磁気不揮発性メモリ素子およびその製造方法
JP4147466B2 (ja) * 2002-12-10 2008-09-10 ソニー株式会社 磁気メモリ装置
JP4096302B2 (ja) 2002-12-16 2008-06-04 ソニー株式会社 磁気メモリ装置
JP4013140B2 (ja) * 2003-01-15 2007-11-28 ソニー株式会社 磁気メモリ装置
JP2004296858A (ja) 2003-03-27 2004-10-21 Mitsubishi Electric Corp 磁気記憶素子及び磁気記憶装置
JP4667763B2 (ja) 2004-04-20 2011-04-13 ルネサスエレクトロニクス株式会社 磁気記憶素子および半導体装置
JP2005340237A (ja) * 2004-05-24 2005-12-08 Renesas Technology Corp 磁気記憶装置
US8120949B2 (en) * 2006-04-27 2012-02-21 Avalanche Technology, Inc. Low-cost non-volatile flash-RAM memory
JP5062248B2 (ja) * 2007-02-27 2012-10-31 ルネサスエレクトロニクス株式会社 磁気メモリチップ装置の製造方法
JP4941264B2 (ja) * 2007-12-07 2012-05-30 大日本印刷株式会社 半導体装置用のメタルシールド板、メタルシールド用シート、半導体装置、メタルシールド用シートの製造方法、およびメタルシールド板の製造方法
JP5343261B2 (ja) * 2008-11-18 2013-11-13 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
JP5425461B2 (ja) * 2008-12-26 2014-02-26 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法

Similar Documents

Publication Publication Date Title
JP2010245106A5 (ja)
JP2016110643A5 (ja) タッチパネル、タッチパネルモジュール及び電子機器
JP2012113305A5 (ja)
JP2008227531A5 (ja)
JP2009105160A5 (ja)
JP2014010131A5 (ja)
JP2011159974A5 (ja)
JP2011091382A5 (ja) 半導体装置
JP2012256402A5 (ja) 半導体装置
JP2006189853A5 (ja)
JP2010097203A5 (ja)
JP2011118494A5 (ja) タッチパネル
JP2010103502A5 (ja) 半導体装置
JP2010251732A5 (ja) トランジスタ及び表示装置
JP2011192982A5 (ja) 半導体メモリ装置及び半導体メモリ装置の駆動方法
JP2010021534A5 (ja)
JP2009049370A5 (ja)
JP2015007945A5 (ja)
JP2014146772A5 (ja)
JP2014139979A5 (ja)
JP2009146969A5 (ja)
JP2006237581A5 (ja)
JP2015031714A5 (ja)
JP2009294449A5 (ja)
JP2010145862A5 (ja)