JP2002198529A - 半導体装置およびその製造方法 - Google Patents
半導体装置およびその製造方法Info
- Publication number
- JP2002198529A JP2002198529A JP2001219666A JP2001219666A JP2002198529A JP 2002198529 A JP2002198529 A JP 2002198529A JP 2001219666 A JP2001219666 A JP 2001219666A JP 2001219666 A JP2001219666 A JP 2001219666A JP 2002198529 A JP2002198529 A JP 2002198529A
- Authority
- JP
- Japan
- Prior art keywords
- peak
- region
- impurity
- source
- conductivity type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
- H10D62/351—Substrate regions of field-effect devices
- H10D62/357—Substrate regions of field-effect devices of FETs
- H10D62/364—Substrate regions of field-effect devices of FETs of IGFETs
- H10D62/371—Inactive supplementary semiconductor regions, e.g. for preventing punch-through, improving capacity effect or leakage current
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
- H10D84/0167—Manufacturing their channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
- H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
- H10D84/85—Complementary IGFETs, e.g. CMOS
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76243—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using silicon implanted buried insulating layers, e.g. oxide layers, i.e. SIMOX techniques
Landscapes
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Thin Film Transistor (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001219666A JP2002198529A (ja) | 2000-10-18 | 2001-07-19 | 半導体装置およびその製造方法 |
| US09/965,479 US6524903B2 (en) | 2000-10-18 | 2001-09-28 | Method of manufacturing a semiconductor device having two peaks in an impurity concentration distribution |
| TW090124304A TW522548B (en) | 2000-10-18 | 2001-10-02 | Semiconductor device and its manufacturing method |
| KR1020010063328A KR100828790B1 (ko) | 2000-10-18 | 2001-10-15 | 반도체장치 및 그 제조방법 |
| US10/298,597 US7042051B2 (en) | 2000-10-18 | 2002-11-19 | Semiconductor device including impurity layer having a plurality of impurity peaks formed beneath the channel region |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000-317345 | 2000-10-18 | ||
| JP2000317345 | 2000-10-18 | ||
| JP2001219666A JP2002198529A (ja) | 2000-10-18 | 2001-07-19 | 半導体装置およびその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2002198529A true JP2002198529A (ja) | 2002-07-12 |
| JP2002198529A5 JP2002198529A5 (enExample) | 2006-11-16 |
Family
ID=26602282
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2001219666A Pending JP2002198529A (ja) | 2000-10-18 | 2001-07-19 | 半導体装置およびその製造方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (2) | US6524903B2 (enExample) |
| JP (1) | JP2002198529A (enExample) |
| KR (1) | KR100828790B1 (enExample) |
| TW (1) | TW522548B (enExample) |
Cited By (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100496551B1 (ko) * | 2002-11-20 | 2005-06-22 | 주식회사 하이닉스반도체 | 반도체 소자의 제조 방법 |
| JP2006502581A (ja) * | 2002-10-09 | 2006-01-19 | フリースケール セミコンダクター インコーポレイテッド | 不揮発性メモリーデバイスおよびそれの形成方法 |
| JP2006093507A (ja) * | 2004-09-27 | 2006-04-06 | Fujitsu Ltd | 半導体装置及びその製造方法 |
| JP2006165451A (ja) * | 2004-12-10 | 2006-06-22 | Renesas Technology Corp | 半導体装置及びその製造方法 |
| US7301208B2 (en) | 2004-08-04 | 2007-11-27 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for fabricating the same |
| JP2009044144A (ja) * | 2007-07-19 | 2009-02-26 | Semiconductor Energy Lab Co Ltd | 半導体装置およびその作製方法 |
| JP2009060130A (ja) * | 2004-09-27 | 2009-03-19 | Panasonic Corp | 半導体装置及びその製造方法 |
| JP2010212500A (ja) * | 2009-03-11 | 2010-09-24 | Seiko Epson Corp | 半導体装置の製造方法及び半導体装置 |
| JP2011151120A (ja) * | 2010-01-20 | 2011-08-04 | Toshiba Corp | 半導体装置および半導体装置の製造方法 |
| WO2015145292A1 (en) * | 2014-03-28 | 2015-10-01 | Semiconductor Energy Laboratory Co., Ltd. | Transistor and semiconductor device |
| JP2015213200A (ja) * | 2009-09-30 | 2015-11-26 | 三重富士通セミコンダクター株式会社 | 電界効果トランジスタ及びその製造方法 |
| JP2017046016A (ja) * | 2010-06-22 | 2017-03-02 | 三重富士通セミコンダクター株式会社 | 半導体チップ |
| US10074568B2 (en) | 2009-09-30 | 2018-09-11 | Mie Fujitsu Semiconductor Limited | Electronic devices and systems, and methods for making and using same |
Families Citing this family (22)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030064550A1 (en) * | 2001-09-28 | 2003-04-03 | Layman Paul Arthur | Method of ion implantation for achieving desired dopant concentration |
| US20030082892A1 (en) * | 2001-10-31 | 2003-05-01 | Macronix International Co., Ltd. | Method for reducing the drain coupling ratio of floating gate device |
| US6815355B2 (en) * | 2002-10-09 | 2004-11-09 | Chartered Semiconductor Manufacturing Ltd. | Method of integrating L-shaped spacers in a high performance CMOS process via use of an oxide-nitride-doped oxide spacer |
| JP2004221246A (ja) * | 2003-01-14 | 2004-08-05 | Seiko Epson Corp | 半導体装置及びその製造方法 |
| CN100472001C (zh) * | 2003-02-25 | 2009-03-25 | 株式会社上睦可 | 硅晶片、soi衬底、硅单晶生长方法,硅晶片制造方法及soi衬底制造方法 |
| TWI235411B (en) * | 2003-07-23 | 2005-07-01 | Samsung Electronics Co Ltd | Self-aligned inner gate recess channel transistor and method of forming the same |
| US7205185B2 (en) * | 2003-09-15 | 2007-04-17 | International Busniess Machines Corporation | Self-aligned planar double-gate process by self-aligned oxidation |
| DE10345345A1 (de) * | 2003-09-19 | 2005-04-14 | Atmel Germany Gmbh | Verfahren zur Herstellung von Halbleiterbauelementen in einem Halbleitersubstrat |
| DE10345346B4 (de) * | 2003-09-19 | 2010-09-16 | Atmel Automotive Gmbh | Verfahren zur Herstellung eines Halbleiterbauelements mit aktiven Bereichen, die durch Isolationsstrukturen voneinander getrennt sind |
| JP5114829B2 (ja) * | 2005-05-13 | 2013-01-09 | ソニー株式会社 | 半導体装置およびその製造方法 |
| KR100764737B1 (ko) * | 2006-02-09 | 2007-10-08 | 삼성전자주식회사 | 에스램 셀 및 그 형성 방법 |
| JP2008027976A (ja) * | 2006-07-18 | 2008-02-07 | Mitsubishi Electric Corp | 薄膜トランジスタアレイ基板、その製造方法、及び表示装置 |
| EP2042560A1 (de) * | 2007-09-19 | 2009-04-01 | Basf Se | Leichte Holzwerkstoffe mit guten mechanischen Eigenschaften und geringer Formaldehyd-Emission |
| JP2009278053A (ja) * | 2008-05-19 | 2009-11-26 | Renesas Technology Corp | 半導体装置およびその製造方法 |
| US8304835B2 (en) * | 2009-03-27 | 2012-11-06 | National Semiconductor Corporation | Configuration and fabrication of semiconductor structure using empty and filled wells |
| JP2011159853A (ja) * | 2010-02-02 | 2011-08-18 | Toshiba Corp | 半導体装置およびその製造方法 |
| US8759872B2 (en) * | 2010-06-22 | 2014-06-24 | Suvolta, Inc. | Transistor with threshold voltage set notch and method of fabrication thereof |
| US9299698B2 (en) | 2012-06-27 | 2016-03-29 | Mie Fujitsu Semiconductor Limited | Semiconductor structure with multiple transistors having various threshold voltages |
| US9437500B1 (en) * | 2015-03-13 | 2016-09-06 | Freescale Semiconductor, Inc. | Method of forming supra low threshold devices |
| US9653164B2 (en) | 2015-03-13 | 2017-05-16 | Nxp Usa, Inc. | Method for integrating non-volatile memory cells with static random access memory cells and logic transistors |
| US9761525B1 (en) * | 2016-04-29 | 2017-09-12 | Globalfoundries Inc. | Multiple back gate transistor |
| CN115548126A (zh) * | 2022-12-02 | 2022-12-30 | 绍兴中芯集成电路制造股份有限公司 | Mos器件及其制造方法 |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0734475B2 (ja) * | 1989-03-10 | 1995-04-12 | 株式会社東芝 | 半導体装置 |
| JP2668141B2 (ja) * | 1989-11-29 | 1997-10-27 | 三菱電機株式会社 | Mis型fet |
| JPH0458562A (ja) | 1990-06-28 | 1992-02-25 | Nec Corp | Mos型トランジスタ及びその製造方法 |
| JPH05259449A (ja) * | 1992-03-11 | 1993-10-08 | Toshiba Corp | Mis型電界効果トランジスタ及びその製造方法 |
| JPH09121049A (ja) * | 1995-10-25 | 1997-05-06 | Sony Corp | 半導体装置 |
| US5719081A (en) * | 1995-11-03 | 1998-02-17 | Motorola, Inc. | Fabrication method for a semiconductor device on a semiconductor on insulator substrate using a two stage threshold adjust implant |
| JP3543508B2 (ja) * | 1996-01-22 | 2004-07-14 | 株式会社デンソー | 半導体装置 |
| JP3575908B2 (ja) * | 1996-03-28 | 2004-10-13 | 株式会社東芝 | 半導体装置 |
| JPH10189978A (ja) * | 1996-12-20 | 1998-07-21 | Hitachi Ltd | 半導体集積回路装置 |
| US5827763A (en) * | 1997-01-30 | 1998-10-27 | Advanced Micro Devices, Inc. | Method of forming a multiple transistor channel doping using a dual resist fabrication sequence |
| US6153454A (en) * | 1997-07-09 | 2000-11-28 | Advanced Micro Devices, Inc. | Convex device with selectively doped channel |
| CN1219328C (zh) * | 1998-02-19 | 2005-09-14 | 国际商业机器公司 | 具有改善了注入剂的场效应晶体管及其制造方法 |
| KR100332107B1 (ko) * | 1999-06-29 | 2002-04-10 | 박종섭 | 반도체 소자의 트랜지스터 제조 방법 |
| US6342429B1 (en) * | 1999-12-22 | 2002-01-29 | Lsi Logic Corporation | Method of fabricating an indium field implant for punchthrough protection in semiconductor devices |
-
2001
- 2001-07-19 JP JP2001219666A patent/JP2002198529A/ja active Pending
- 2001-09-28 US US09/965,479 patent/US6524903B2/en not_active Expired - Fee Related
- 2001-10-02 TW TW090124304A patent/TW522548B/zh not_active IP Right Cessation
- 2001-10-15 KR KR1020010063328A patent/KR100828790B1/ko not_active Expired - Fee Related
-
2002
- 2002-11-19 US US10/298,597 patent/US7042051B2/en not_active Expired - Fee Related
Cited By (30)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006502581A (ja) * | 2002-10-09 | 2006-01-19 | フリースケール セミコンダクター インコーポレイテッド | 不揮発性メモリーデバイスおよびそれの形成方法 |
| KR100496551B1 (ko) * | 2002-11-20 | 2005-06-22 | 주식회사 하이닉스반도체 | 반도체 소자의 제조 방법 |
| US7301208B2 (en) | 2004-08-04 | 2007-11-27 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for fabricating the same |
| JP2006093507A (ja) * | 2004-09-27 | 2006-04-06 | Fujitsu Ltd | 半導体装置及びその製造方法 |
| JP2009060130A (ja) * | 2004-09-27 | 2009-03-19 | Panasonic Corp | 半導体装置及びその製造方法 |
| JP2006165451A (ja) * | 2004-12-10 | 2006-06-22 | Renesas Technology Corp | 半導体装置及びその製造方法 |
| JP2009044144A (ja) * | 2007-07-19 | 2009-02-26 | Semiconductor Energy Lab Co Ltd | 半導体装置およびその作製方法 |
| JP2010212500A (ja) * | 2009-03-11 | 2010-09-24 | Seiko Epson Corp | 半導体装置の製造方法及び半導体装置 |
| JP2017055140A (ja) * | 2009-09-30 | 2017-03-16 | 三重富士通セミコンダクター株式会社 | 電界効果トランジスタ及びその製造方法 |
| US11887895B2 (en) | 2009-09-30 | 2024-01-30 | United Semiconductor Japan Co., Ltd. | Electronic devices and systems, and methods for making and using the same |
| JP2015213200A (ja) * | 2009-09-30 | 2015-11-26 | 三重富士通セミコンダクター株式会社 | 電界効果トランジスタ及びその製造方法 |
| US11062950B2 (en) | 2009-09-30 | 2021-07-13 | United Semiconductor Japan Co., Ltd. | Electronic devices and systems, and methods for making and using the same |
| US10325986B2 (en) | 2009-09-30 | 2019-06-18 | Mie Fujitsu Semiconductor Limited | Advanced transistors with punch through suppression |
| US10074568B2 (en) | 2009-09-30 | 2018-09-11 | Mie Fujitsu Semiconductor Limited | Electronic devices and systems, and methods for making and using same |
| US10217668B2 (en) | 2009-09-30 | 2019-02-26 | Mie Fujitsu Semiconductor Limited | Electronic devices and systems, and methods for making and using the same |
| US10224244B2 (en) | 2009-09-30 | 2019-03-05 | Mie Fujitsu Semiconductor Limited | Electronic devices and systems, and methods for making and using the same |
| US8604522B2 (en) | 2010-01-20 | 2013-12-10 | Kabushiki Kaisha Toshiba | Field effect type semiconductor device and method for manufacturing the same |
| JP2011151120A (ja) * | 2010-01-20 | 2011-08-04 | Toshiba Corp | 半導体装置および半導体装置の製造方法 |
| JP2017046016A (ja) * | 2010-06-22 | 2017-03-02 | 三重富士通セミコンダクター株式会社 | 半導体チップ |
| US10236392B2 (en) | 2014-03-28 | 2019-03-19 | Semiconductor Energy Laboratory Co., Ltd. | Transistor and semiconductor device |
| US9947801B2 (en) | 2014-03-28 | 2018-04-17 | Semiconductor Energy Laboratory Co., Ltd. | Transistor and semiconductor device |
| US10566460B2 (en) | 2014-03-28 | 2020-02-18 | Semiconductor Energy Laboratory Co., Ltd. | Transistor and semiconductor device |
| US10833203B2 (en) | 2014-03-28 | 2020-11-10 | Semiconductor Energy Laboratory Co., Ltd. | Transistor and semiconductor device |
| KR20160138131A (ko) * | 2014-03-28 | 2016-12-02 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 트랜지스터 및 반도체 장치 |
| US11177392B2 (en) | 2014-03-28 | 2021-11-16 | Semiconductor Energy Laboratory Co., Ltd. | Transistor and semiconductor device |
| KR102332469B1 (ko) * | 2014-03-28 | 2021-11-30 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 트랜지스터 및 반도체 장치 |
| US11581440B2 (en) | 2014-03-28 | 2023-02-14 | Semiconductor Energy Laboratory Co., Ltd. | Transistor and semiconductor device |
| US11888073B2 (en) | 2014-03-28 | 2024-01-30 | Semiconductor Energy Laboratory Co., Ltd. | Transistor and semiconductor device |
| WO2015145292A1 (en) * | 2014-03-28 | 2015-10-01 | Semiconductor Energy Laboratory Co., Ltd. | Transistor and semiconductor device |
| US12199187B2 (en) | 2014-03-28 | 2025-01-14 | Semiconductor Energy Laboratory Co., Ltd. | Transistor and semiconductor device |
Also Published As
| Publication number | Publication date |
|---|---|
| KR100828790B1 (ko) | 2008-05-09 |
| US7042051B2 (en) | 2006-05-09 |
| KR20020033409A (ko) | 2002-05-06 |
| US20020043665A1 (en) | 2002-04-18 |
| US20030094627A1 (en) | 2003-05-22 |
| US6524903B2 (en) | 2003-02-25 |
| TW522548B (en) | 2003-03-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2002198529A (ja) | 半導体装置およびその製造方法 | |
| US6372559B1 (en) | Method for self-aligned vertical double-gate MOSFET | |
| JP4540438B2 (ja) | 半導体装置及びその製造方法 | |
| US8685847B2 (en) | Semiconductor device having localized extremely thin silicon on insulator channel region | |
| CN102456737B (zh) | 半导体结构及其制造方法 | |
| US9245975B2 (en) | Recessed channel insulated-gate field effect transistor with self-aligned gate and increased channel length | |
| US8084305B2 (en) | Isolation spacer for thin SOI devices | |
| CN103000671A (zh) | Mosfet及其制造方法 | |
| CN101292340A (zh) | 使用自对准沟槽隔离的减小电场dmos | |
| JPH10178104A (ja) | Cmosfet製造方法 | |
| CN104465760A (zh) | 半导体器件 | |
| CN100446271C (zh) | 场效应晶体管 | |
| US7018899B2 (en) | Methods of fabricating lateral double-diffused metal oxide semiconductor devices | |
| CN106935505B (zh) | 鳍式场效应晶体管的形成方法 | |
| US8728894B2 (en) | Method for fabricating an NMOS transistor | |
| JP2008098640A (ja) | 半導体装置の製造方法 | |
| JPH09135029A (ja) | Mis型半導体装置及びその製造方法 | |
| CN1531103A (zh) | 双栅极场效应晶体管及其制造方法 | |
| JP2010123669A (ja) | 半導体装置およびその製造方法 | |
| JP5055697B2 (ja) | 絶縁ゲート電界効果トランジスタ及びその動作方法 | |
| KR100506455B1 (ko) | 반도체소자의 형성방법 | |
| JP2002270824A (ja) | 半導体集積回路装置の製造方法 | |
| US20070105295A1 (en) | Method for forming lightly-doped-drain metal-oxide-semiconductor (LDD MOS) device | |
| KR100597462B1 (ko) | 반도체 소자의 트랜지스터 제조방법 | |
| JP4833527B2 (ja) | 絶縁ゲート型半導体装置及びその駆動方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20040331 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040331 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20050603 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20061002 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070918 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20080226 |