JP2002175696A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2002175696A5 JP2002175696A5 JP2000371939A JP2000371939A JP2002175696A5 JP 2002175696 A5 JP2002175696 A5 JP 2002175696A5 JP 2000371939 A JP2000371939 A JP 2000371939A JP 2000371939 A JP2000371939 A JP 2000371939A JP 2002175696 A5 JP2002175696 A5 JP 2002175696A5
- Authority
- JP
- Japan
- Prior art keywords
- fuse
- circuit
- group
- read
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000013500 data storage Methods 0.000 claims description 10
- 239000004065 semiconductor Substances 0.000 claims 9
- 238000001514 detection method Methods 0.000 claims 4
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims 3
- 230000008018 melting Effects 0.000 claims 3
- 238000002844 melting Methods 0.000 claims 3
- 230000007547 defect Effects 0.000 description 1
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000371939A JP3954302B2 (ja) | 2000-12-06 | 2000-12-06 | 半導体集積回路 |
| US10/007,148 US6577551B2 (en) | 2000-12-06 | 2001-12-04 | Semiconductor integrated circuit having a built-in data storage circuit for nonvolatile storage of control data |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000371939A JP3954302B2 (ja) | 2000-12-06 | 2000-12-06 | 半導体集積回路 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2002175696A JP2002175696A (ja) | 2002-06-21 |
| JP2002175696A5 true JP2002175696A5 (enExample) | 2005-05-26 |
| JP3954302B2 JP3954302B2 (ja) | 2007-08-08 |
Family
ID=18841575
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000371939A Expired - Fee Related JP3954302B2 (ja) | 2000-12-06 | 2000-12-06 | 半導体集積回路 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6577551B2 (enExample) |
| JP (1) | JP3954302B2 (enExample) |
Families Citing this family (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002269999A (ja) * | 2001-03-13 | 2002-09-20 | Toshiba Corp | 半導体記憶装置 |
| JP4790925B2 (ja) * | 2001-03-30 | 2011-10-12 | 富士通セミコンダクター株式会社 | アドレス発生回路 |
| KR100420125B1 (ko) * | 2002-02-02 | 2004-03-02 | 삼성전자주식회사 | 비휘발성 반도체 메모리 장치와 그것의 파워-업 독출 방법 |
| DE10217710C1 (de) * | 2002-04-20 | 2003-11-20 | Infineon Technologies Ag | Halbleiterschaltung mit Fuses und Ausleseverfahren für Fuses |
| US6667189B1 (en) * | 2002-09-13 | 2003-12-23 | Institute Of Microelectronics | High performance silicon condenser microphone with perforated single crystal silicon backplate |
| JP4169592B2 (ja) * | 2002-12-19 | 2008-10-22 | 株式会社NSCore | Cmis型半導体不揮発記憶回路 |
| JP4138521B2 (ja) * | 2003-02-13 | 2008-08-27 | 富士通株式会社 | 半導体装置 |
| KR101106836B1 (ko) * | 2003-11-12 | 2012-01-19 | 엔엑스피 비 브이 | 전자 회로 및 데이터 요소 프로세싱 방법 |
| JP2006059969A (ja) * | 2004-08-19 | 2006-03-02 | Sony Corp | 半導体装置 |
| JP4880999B2 (ja) * | 2005-12-28 | 2012-02-22 | 株式会社東芝 | 半導体集積回路およびその検査方法 |
| JP5101044B2 (ja) * | 2006-06-06 | 2012-12-19 | 日置電機株式会社 | 測定装置 |
| JP5099674B2 (ja) * | 2006-12-25 | 2012-12-19 | 三星電子株式会社 | 半導体集積回路 |
| US7667506B2 (en) * | 2007-03-29 | 2010-02-23 | Mitutoyo Corporation | Customizable power-on reset circuit based on critical circuit counterparts |
| JP2009099156A (ja) * | 2007-10-12 | 2009-05-07 | Elpida Memory Inc | フューズラッチ回路及びフューズラッチ方法 |
| JP4558033B2 (ja) * | 2007-12-10 | 2010-10-06 | 株式会社東芝 | 不揮発性半導体記憶装置 |
| KR100930411B1 (ko) * | 2008-04-10 | 2009-12-08 | 주식회사 하이닉스반도체 | 퓨즈 정보 제어 장치, 이를 이용한 반도체 집적회로 및그의 퓨즈 정보 제어 방법 |
| JP2011124683A (ja) * | 2009-12-09 | 2011-06-23 | Toshiba Corp | 出力バッファ回路、入力バッファ回路、及び入出力バッファ回路 |
| JP2011124689A (ja) * | 2009-12-09 | 2011-06-23 | Toshiba Corp | バッファ回路 |
| KR101901664B1 (ko) * | 2012-04-02 | 2018-10-01 | 삼성전자주식회사 | 멀티 리딩 모드를 갖는 퓨즈 데이터 리딩 회로 |
| JP2014078313A (ja) * | 2013-12-26 | 2014-05-01 | Ps4 Luxco S A R L | 半導体装置 |
| CN105139891B (zh) * | 2015-09-11 | 2023-04-18 | 四川易冲科技有限公司 | 一种用于校准模拟集成电路的方法及装置 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5999463A (en) * | 1997-07-21 | 1999-12-07 | Samsung Electronics Co., Ltd. | Redundancy fuse box and semiconductor device including column redundancy fuse box shared by a plurality of memory blocks |
| JP3730381B2 (ja) | 1997-10-21 | 2006-01-05 | 株式会社東芝 | 半導体記憶装置 |
| JPH11238394A (ja) * | 1997-12-18 | 1999-08-31 | Toshiba Corp | 半導体記憶装置 |
-
2000
- 2000-12-06 JP JP2000371939A patent/JP3954302B2/ja not_active Expired - Fee Related
-
2001
- 2001-12-04 US US10/007,148 patent/US6577551B2/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2002175696A5 (enExample) | ||
| US6233190B1 (en) | Method of storing a temperature threshold in an integrated circuit, method of modifying operation of dynamic random access memory in response to temperature, programmable temperature sensing circuit and memory integrated circuit | |
| US7251190B2 (en) | Non-volatile semiconductor memory device | |
| KR100591026B1 (ko) | 퓨즈 검출 회로를 갖는 집적 회로 메모리 | |
| TW506135B (en) | Semiconductor integrated circuit device | |
| US7986024B2 (en) | Fuse sensing scheme | |
| KR100420125B1 (ko) | 비휘발성 반도체 메모리 장치와 그것의 파워-업 독출 방법 | |
| US7564279B2 (en) | Power on reset circuitry in electronic systems | |
| US6577551B2 (en) | Semiconductor integrated circuit having a built-in data storage circuit for nonvolatile storage of control data | |
| KR100426909B1 (ko) | 반도체 장치 | |
| US7791404B2 (en) | Internal voltage generation circuit and method for semiconductor device | |
| JP4988190B2 (ja) | 不揮発性半導体メモリ | |
| TW565852B (en) | Determination circuit of program value, semiconductor integrated circuit device having the same and determination method of program value | |
| JPH117783A (ja) | 半導体集積回路装置 | |
| US20060151618A1 (en) | Multi-chip devices, circuits, methods, and computer program products for reading programmed device information therein | |
| JP2007207417A (ja) | マージン読み出しを提供する電気的なヒューズ回路 | |
| KR100729819B1 (ko) | 메모리 셀 전류를 측정하는 방법 및 디바이스 | |
| JP3843777B2 (ja) | 半導体記憶装置 | |
| KR100206611B1 (ko) | 집적 반도체 회로를 식별하기 위한 회로구조 | |
| US7376019B2 (en) | Nonvolatile semiconductor memory | |
| KR20010065148A (ko) | 입력 모드 선택 회로 | |
| US20060152991A1 (en) | Non-volatile memory storage of fuse information | |
| KR20100073433A (ko) | 플래쉬 메모리의 캠셀 검출 회로 | |
| JP2005285225A (ja) | 不揮発性メモリ回路及び半導体装置 | |
| KR100542396B1 (ko) | 반도체 메모리 장치의 센싱 회로 |