JP2002009056A - 微細パターン形成方法およびその方法により製造した装置 - Google Patents
微細パターン形成方法およびその方法により製造した装置Info
- Publication number
- JP2002009056A JP2002009056A JP2000188160A JP2000188160A JP2002009056A JP 2002009056 A JP2002009056 A JP 2002009056A JP 2000188160 A JP2000188160 A JP 2000188160A JP 2000188160 A JP2000188160 A JP 2000188160A JP 2002009056 A JP2002009056 A JP 2002009056A
- Authority
- JP
- Japan
- Prior art keywords
- film
- pattern
- forming
- processed
- etching
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70425—Imaging strategies, e.g. for increasing throughput or resolution, printing product fields larger than the image field or compensating lithography- or non-lithography errors, e.g. proximity correction, mix-and-match, stitching or double patterning
- G03F7/70466—Multiple exposures, e.g. combination of fine and coarse exposures, double patterning or multiple exposures for printing a single feature
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P76/00—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/0035—Multiple processes, e.g. applying a further resist layer on an already in a previously step, processed pattern or textured surface
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/71—Etching of wafers, substrates or parts of devices using masks for conductive or resistive materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/73—Etching of wafers, substrates or parts of devices using masks for insulating materials
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Drying Of Semiconductors (AREA)
- Weting (AREA)
- Semiconductor Memories (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
Priority Applications (6)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000188160A JP2002009056A (ja) | 2000-06-22 | 2000-06-22 | 微細パターン形成方法およびその方法により製造した装置 |
| DE10063621A DE10063621A1 (de) | 2000-06-22 | 2000-12-20 | Verfahren zum Bilden feiner Muster und dieses Verfahren verwendendes Verfahren zum Herstellen von Halbleiter- oder Flüssigkristallvorrichtungen |
| US09/749,834 US6589880B2 (en) | 2000-06-22 | 2000-12-28 | Fine pattern formation method and semiconductor device or liquid crystal device manufacturing method employing this method |
| TW090103886A TW495855B (en) | 2000-06-22 | 2001-02-21 | Fine pattern formation method |
| KR10-2001-0009882A KR100388591B1 (ko) | 2000-06-22 | 2001-02-27 | 미세 패턴 형성 방법 및 이것을 이용한 반도체 장치 또는액정 장치의 제조 방법 |
| CNB011089490A CN1199257C (zh) | 2000-06-22 | 2001-02-28 | 微细图形形成方法和使用该方法的半导体装置的制造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000188160A JP2002009056A (ja) | 2000-06-22 | 2000-06-22 | 微細パターン形成方法およびその方法により製造した装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2002009056A true JP2002009056A (ja) | 2002-01-11 |
| JP2002009056A5 JP2002009056A5 (https=) | 2007-08-23 |
Family
ID=18688000
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000188160A Pending JP2002009056A (ja) | 2000-06-22 | 2000-06-22 | 微細パターン形成方法およびその方法により製造した装置 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US6589880B2 (https=) |
| JP (1) | JP2002009056A (https=) |
| KR (1) | KR100388591B1 (https=) |
| CN (1) | CN1199257C (https=) |
| DE (1) | DE10063621A1 (https=) |
| TW (1) | TW495855B (https=) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2005129932A (ja) * | 2003-10-21 | 2005-05-19 | Sharp Corp | 半導体デバイス製造方法および半導体デバイス |
| JP2007329505A (ja) * | 2007-08-23 | 2007-12-20 | Fujitsu Ltd | 半導体装置の製造方法 |
| US7350181B2 (en) | 2003-03-26 | 2008-03-25 | Kabushiki Kaisha Toshiba | Set of masks, method of generating mask data and method for forming a pattern |
| KR100933868B1 (ko) | 2008-03-10 | 2009-12-24 | 주식회사 하이닉스반도체 | 마스크 패턴 형성 방법 |
| US7670759B2 (en) | 2002-10-28 | 2010-03-02 | Fujitsu Microelectronics Limited | Micro pattern forming method and semiconductor device manufacturing method |
| KR101322112B1 (ko) | 2011-02-08 | 2013-10-28 | 도쿄엘렉트론가부시키가이샤 | 마스크 패턴의 형성 방법 |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4181853B2 (ja) | 2002-11-15 | 2008-11-19 | Nec液晶テクノロジー株式会社 | 積層膜の複合ウェットエッチング方法 |
| JP2004356469A (ja) * | 2003-05-30 | 2004-12-16 | Renesas Technology Corp | 半導体集積回路装置の製造方法 |
| US20060191863A1 (en) * | 2005-02-25 | 2006-08-31 | Benjamin Szu-Min Lin | Method for fabricating etch mask and patterning process using the same |
| KR100725795B1 (ko) | 2005-12-26 | 2007-06-08 | 제일모직주식회사 | 레지스트 하층막용 하드마스크 조성물 및 이를 이용한반도체 집적회로 디바이스의 제조방법 |
| JP2008091720A (ja) * | 2006-10-03 | 2008-04-17 | Toshiba Corp | 半導体装置の製造方法 |
| KR100932334B1 (ko) | 2007-11-29 | 2009-12-16 | 주식회사 하이닉스반도체 | 반도체 소자의 하드 마스크 패턴 형성 방법 |
| US8916337B2 (en) * | 2012-02-22 | 2014-12-23 | International Business Machines Corporation | Dual hard mask lithography process |
| US9041217B1 (en) * | 2013-12-18 | 2015-05-26 | Intel Corporation | Self-aligned via patterning with multi-colored photobuckets for back end of line (BEOL) interconnects |
| US9236342B2 (en) * | 2013-12-18 | 2016-01-12 | Intel Corporation | Self-aligned via and plug patterning with photobuckets for back end of line (BEOL) interconnects |
| CN112309835B (zh) * | 2019-07-31 | 2023-11-10 | 中芯国际集成电路制造(上海)有限公司 | 半导体结构及其形成方法 |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05315322A (ja) * | 1992-05-12 | 1993-11-26 | Sony Corp | 配線層のテーパエッチング方法 |
| JPH0778999A (ja) * | 1993-06-30 | 1995-03-20 | Rohm Co Ltd | 半導体装置の製造方法 |
| JPH0786230A (ja) * | 1993-08-06 | 1995-03-31 | Internatl Business Mach Corp <Ibm> | テーパエッチング方法 |
| JPH07169964A (ja) * | 1993-10-13 | 1995-07-04 | At & T Corp | 集積回路の形成方法 |
| JPH09186166A (ja) * | 1996-01-08 | 1997-07-15 | Toshiba Corp | 半導体装置の製造方法 |
| JPH09237777A (ja) * | 1995-07-14 | 1997-09-09 | Texas Instr Inc <Ti> | 上部層の一部を除去する中間層リソグラフィ法 |
| JPH1126719A (ja) * | 1997-06-30 | 1999-01-29 | Hitachi Ltd | 半導体集積回路装置の製造方法 |
| JPH1187637A (ja) * | 1997-09-11 | 1999-03-30 | Toshiba Corp | 半導体装置及びその製造方法 |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0394597A1 (en) * | 1989-04-28 | 1990-10-31 | International Business Machines Corporation | Follow-up System for Monitoring the Etching Process in an RIE Equipment and its Application to Producing High-resolution and Reproducible Patterns |
| JPH05326899A (ja) | 1992-05-25 | 1993-12-10 | Sony Corp | 半導体装置およびその製造方法 |
| JPH06244156A (ja) | 1993-02-15 | 1994-09-02 | Nippon Telegr & Teleph Corp <Ntt> | パタ―ン形成法 |
| JPH06291116A (ja) | 1993-04-01 | 1994-10-18 | Nec Corp | 半導体装置の製造方法 |
| JPH09304912A (ja) * | 1996-05-15 | 1997-11-28 | Mitsubishi Electric Corp | 位相シフトマスク、位相シフトマスク用ブランクスおよび位相シフトマスクの製造方法 |
| US6270948B1 (en) * | 1996-08-22 | 2001-08-07 | Kabushiki Kaisha Toshiba | Method of forming pattern |
| JP2815004B2 (ja) * | 1996-10-30 | 1998-10-27 | 日本電気株式会社 | 表示装置およびその製造方法 |
| US6323132B1 (en) * | 1998-01-13 | 2001-11-27 | Applied Materials, Inc. | Etching methods for anisotropic platinum profile |
| KR20000025529A (ko) * | 1998-10-13 | 2000-05-06 | 윤종용 | 마스크 디멘션 변경에 의한 백금 식각 방법 |
| US6306560B1 (en) * | 1998-12-02 | 2001-10-23 | Advanced Micro Devices, Inc. | Ultra-thin resist and SiON/oxide hard mask for metal etch |
-
2000
- 2000-06-22 JP JP2000188160A patent/JP2002009056A/ja active Pending
- 2000-12-20 DE DE10063621A patent/DE10063621A1/de not_active Ceased
- 2000-12-28 US US09/749,834 patent/US6589880B2/en not_active Expired - Fee Related
-
2001
- 2001-02-21 TW TW090103886A patent/TW495855B/zh not_active IP Right Cessation
- 2001-02-27 KR KR10-2001-0009882A patent/KR100388591B1/ko not_active Expired - Fee Related
- 2001-02-28 CN CNB011089490A patent/CN1199257C/zh not_active Expired - Fee Related
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05315322A (ja) * | 1992-05-12 | 1993-11-26 | Sony Corp | 配線層のテーパエッチング方法 |
| JPH0778999A (ja) * | 1993-06-30 | 1995-03-20 | Rohm Co Ltd | 半導体装置の製造方法 |
| JPH0786230A (ja) * | 1993-08-06 | 1995-03-31 | Internatl Business Mach Corp <Ibm> | テーパエッチング方法 |
| JPH07169964A (ja) * | 1993-10-13 | 1995-07-04 | At & T Corp | 集積回路の形成方法 |
| JPH09237777A (ja) * | 1995-07-14 | 1997-09-09 | Texas Instr Inc <Ti> | 上部層の一部を除去する中間層リソグラフィ法 |
| JPH09186166A (ja) * | 1996-01-08 | 1997-07-15 | Toshiba Corp | 半導体装置の製造方法 |
| JPH1126719A (ja) * | 1997-06-30 | 1999-01-29 | Hitachi Ltd | 半導体集積回路装置の製造方法 |
| JPH1187637A (ja) * | 1997-09-11 | 1999-03-30 | Toshiba Corp | 半導体装置及びその製造方法 |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7670759B2 (en) | 2002-10-28 | 2010-03-02 | Fujitsu Microelectronics Limited | Micro pattern forming method and semiconductor device manufacturing method |
| US7350181B2 (en) | 2003-03-26 | 2008-03-25 | Kabushiki Kaisha Toshiba | Set of masks, method of generating mask data and method for forming a pattern |
| US8091046B2 (en) | 2003-03-26 | 2012-01-03 | Kabushiki Kaisha Toshiba | Set of masks, method of generating mask data and method for forming a pattern |
| US8312396B2 (en) | 2003-03-26 | 2012-11-13 | Kabushiki Kaisha Toshiba | Set of masks, method of generating mask data and method for forming a pattern |
| JP2005129932A (ja) * | 2003-10-21 | 2005-05-19 | Sharp Corp | 半導体デバイス製造方法および半導体デバイス |
| JP2007329505A (ja) * | 2007-08-23 | 2007-12-20 | Fujitsu Ltd | 半導体装置の製造方法 |
| KR100933868B1 (ko) | 2008-03-10 | 2009-12-24 | 주식회사 하이닉스반도체 | 마스크 패턴 형성 방법 |
| KR101322112B1 (ko) | 2011-02-08 | 2013-10-28 | 도쿄엘렉트론가부시키가이샤 | 마스크 패턴의 형성 방법 |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1199257C (zh) | 2005-04-27 |
| KR100388591B1 (ko) | 2003-06-25 |
| US6589880B2 (en) | 2003-07-08 |
| DE10063621A1 (de) | 2002-01-10 |
| KR20020000481A (ko) | 2002-01-05 |
| US20020006730A1 (en) | 2002-01-17 |
| TW495855B (en) | 2002-07-21 |
| CN1332472A (zh) | 2002-01-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3406302B2 (ja) | 微細パターンの形成方法、半導体装置の製造方法および半導体装置 | |
| JP2002009056A (ja) | 微細パターン形成方法およびその方法により製造した装置 | |
| JP3571784B2 (ja) | 半導体装置の配線形成方法 | |
| JP2002280388A (ja) | 半導体装置の製造方法 | |
| JP2001343757A (ja) | レジストパターンの形成方法 | |
| JPH06326061A (ja) | 半導体装置の微細パターン形成方法 | |
| JPH1032250A (ja) | 固体素子のデバイス素子に誘電性層を通る接触孔を形成させる方法 | |
| US5915198A (en) | Contact process using taper contact etching and polycide step | |
| KR100470541B1 (ko) | 리프트-오프처리에의한백금-금속패턴형성방법 | |
| JP3041972B2 (ja) | 半導体装置の製造方法 | |
| JPH1079426A (ja) | 層間コンタクトの形成方法及びその構造 | |
| US5902133A (en) | Method of forming a narrow polysilicon gate with i-line lithography | |
| JP2001230233A (ja) | 半導体装置の製造方法 | |
| JP3906037B2 (ja) | 半導体装置の製造方法 | |
| JP2713174B2 (ja) | アクティブマトリクス基板の製造方法 | |
| JP2004363371A (ja) | 電子デバイスの製造方法 | |
| JP2003197622A (ja) | 半導体素子の微細パターンの形成方法 | |
| JP2004273600A (ja) | 半導体装置の製造方法 | |
| JPH07226396A (ja) | パターン形成方法 | |
| JP2010087298A (ja) | 半導体装置の製造方法 | |
| JP2002141328A (ja) | 半導体装置およびその製造方法 | |
| JP2001237420A (ja) | 半導体装置のゲート電極の形成方法 | |
| KR100516771B1 (ko) | 반도체 소자의 게이트 전극 형성방법 | |
| JPH11168072A (ja) | 半導体装置の製造方法 | |
| JPH0327521A (ja) | Mos型トランジスタの製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RD01 | Notification of change of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7421 Effective date: 20060123 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070618 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20070618 |
|
| RD01 | Notification of change of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7421 Effective date: 20071101 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20071212 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100216 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100416 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100518 |
|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A712 Effective date: 20100519 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20101019 |