ITMI922449A1 - Circuito di controllo di uscita di dati - Google Patents

Circuito di controllo di uscita di dati

Info

Publication number
ITMI922449A1
ITMI922449A1 IT002449A ITMI922449A ITMI922449A1 IT MI922449 A1 ITMI922449 A1 IT MI922449A1 IT 002449 A IT002449 A IT 002449A IT MI922449 A ITMI922449 A IT MI922449A IT MI922449 A1 ITMI922449 A1 IT MI922449A1
Authority
IT
Italy
Prior art keywords
data output
control circuit
data
output control
semiconductor memory
Prior art date
Application number
IT002449A
Other languages
English (en)
Inventor
Sung-Hee Cho
Hyong-Gon Lee
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of ITMI922449A0 publication Critical patent/ITMI922449A0/it
Publication of ITMI922449A1 publication Critical patent/ITMI922449A1/it
Application granted granted Critical
Publication of IT1255914B publication Critical patent/IT1255914B/it

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
ITMI922449A 1991-10-28 1992-10-26 Circuito di controllo di uscita di dati IT1255914B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910018997A KR940010838B1 (ko) 1991-10-28 1991-10-28 데이타 출력 콘트롤 회로

Publications (3)

Publication Number Publication Date
ITMI922449A0 ITMI922449A0 (it) 1992-10-26
ITMI922449A1 true ITMI922449A1 (it) 1994-04-26
IT1255914B IT1255914B (it) 1995-11-17

Family

ID=19321892

Family Applications (1)

Application Number Title Priority Date Filing Date
ITMI922449A IT1255914B (it) 1991-10-28 1992-10-26 Circuito di controllo di uscita di dati

Country Status (8)

Country Link
US (1) US5357530A (it)
JP (1) JP3101439B2 (it)
KR (1) KR940010838B1 (it)
DE (1) DE4234157C2 (it)
FR (1) FR2683060B1 (it)
GB (1) GB2261089B (it)
IT (1) IT1255914B (it)
TW (1) TW242717B (it)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR960013858B1 (ko) * 1994-02-03 1996-10-10 현대전자산업 주식회사 데이타 출력버퍼 제어회로
DE69631242D1 (de) * 1996-04-29 2004-02-05 St Microelectronics Srl Speicherarchitektur für flexibele Leseverwaltung, insbesondere für nichtflüchtige Speicher, mit Rauschunempfindlichkeitsmerkmalen, mit Anlageleistungsanpassung und mit optimiertem Durchfluss
US5917768A (en) * 1997-04-24 1999-06-29 Sgs-Thomson Microelectronics S.R.L. Memory architecture for flexible reading management, particularly for non-volatile memories, having noise-immunity features, matching device performance, and having optimized throughout
KR100451765B1 (ko) * 2001-12-20 2004-10-08 주식회사 하이닉스반도체 패리티 에러 검출 회로
EP1501100B1 (en) * 2003-07-22 2018-11-28 Samsung Electronics Co., Ltd. Nonvolatile memory device, memory system, and operating methods
KR100623091B1 (ko) * 2003-10-01 2006-09-18 한국과학기술연구원 박막트랜지스터 제조방법
US20230205615A1 (en) * 2021-12-28 2023-06-29 Micron Technology, Inc. Error detection signaling

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS598192A (ja) * 1982-07-07 1984-01-17 Toshiba Corp 半導体記憶装置
JPS59181829A (ja) * 1983-03-31 1984-10-16 Toshiba Corp 半導体素子の出力バツフア回路
JPS60115092A (ja) * 1983-11-28 1985-06-21 Nec Corp 半導体記憶回路
JPS61110399A (ja) * 1984-11-05 1986-05-28 Toshiba Corp ダイナミツクメモリのデ−タ出力回路
JPH06101240B2 (ja) * 1985-04-17 1994-12-12 株式会社日立製作所 半導体メモリ
JPH0612613B2 (ja) * 1986-03-18 1994-02-16 富士通株式会社 半導体記憶装置
JPS63285800A (ja) * 1987-05-19 1988-11-22 Fujitsu Ltd 半導体メモリ装置
US4858197A (en) * 1987-05-26 1989-08-15 Kabushiki Kaisha Toshiba Output buffer control circuit of memory device
JPH071640B2 (ja) * 1987-06-03 1995-01-11 三菱電機株式会社 半導体記憶装置の欠陥救済装置
KR970008786B1 (ko) * 1987-11-02 1997-05-29 가부시기가이샤 히다찌세이사꾸쇼 반도체 집적회로
JPH01183000A (ja) * 1988-01-14 1989-07-20 Mitsubishi Electric Corp 誤り訂正回路を有する半導体メモリ装置
JPH01201736A (ja) * 1988-02-08 1989-08-14 Mitsubishi Electric Corp マイクロコンピュータ
JP2506420B2 (ja) * 1988-10-27 1996-06-12 富士通株式会社 半導体記憶装置
JPH0748307B2 (ja) * 1989-06-08 1995-05-24 株式会社東芝 半導体メモリ装置
DE69024109T2 (de) * 1989-06-19 1996-07-11 Nippon Electric Co Halbleiterspeicheranordnung mit einer verbesserten Schreibsteuerschaltung
DE69023556T2 (de) * 1989-06-26 1996-07-18 Nippon Electric Co Halbleiterspeicher mit einem verbesserten Datenleseschema.
JPH0646513B2 (ja) * 1989-07-12 1994-06-15 株式会社東芝 半導体記憶装置のデータ読出回路
JP2534782B2 (ja) * 1989-11-10 1996-09-18 株式会社東芝 半導体装置
US4972374A (en) * 1989-12-27 1990-11-20 Motorola, Inc. Output amplifying stage with power saving feature
JP2530055B2 (ja) * 1990-08-30 1996-09-04 株式会社東芝 半導体集積回路

Also Published As

Publication number Publication date
KR940010838B1 (ko) 1994-11-17
GB2261089B (en) 1995-11-01
ITMI922449A0 (it) 1992-10-26
DE4234157C2 (de) 1995-10-19
DE4234157A1 (de) 1993-04-29
KR930008860A (ko) 1993-05-22
IT1255914B (it) 1995-11-17
FR2683060A1 (fr) 1993-04-30
GB9222644D0 (en) 1992-12-09
JPH07192466A (ja) 1995-07-28
GB2261089A (en) 1993-05-05
FR2683060B1 (fr) 1994-09-30
TW242717B (it) 1995-03-11
JP3101439B2 (ja) 2000-10-23
US5357530A (en) 1994-10-18

Similar Documents

Publication Publication Date Title
US5367638A (en) Digital data processing circuit with control of data flow by control of the supply voltage
DE69320416D1 (de) Halbleiter-Speichergerät mit Spannungstressprüfmodus
US4985644A (en) Output buffer semiconductor and method for controlling current flow in an output switching device
US5804893A (en) Semiconductor device with appropriate power consumption
JPH0773664A (ja) 半導体メモリ装置のデータアクセス時間短縮回路
ITMI922449A1 (it) Circuito di controllo di uscita di dati
KR940006148A (ko) 테스트 기능을 가진 메모리장치
KR930008862A (ko) 단일 칩 반도체 메모리
GB2281421B (en) Integrated circuit
KR910014948A (ko) 반도체 기억 장치 및 데이타 처리장치
KR850005171A (ko) 저소비 전력 구성의 반도체 집적회로 장치
EP0377840A3 (en) Nonvolatile semiconductor memory device having reference potential generating circuit
US20040004896A1 (en) Dynamic input thresholds for semiconductor devices
JPS59181828A (ja) 半導体素子の出力バツフア回路
JPH03175728A (ja) 半導体メモリ装置
JP2767834B2 (ja) 半導体記憶装置
KR870002522A (ko) 데이터 처리장치
TW357351B (en) Semiconductor memory data input buffer
JPS6055916B2 (ja) タイミング回路
KR100206942B1 (ko) 출력 버퍼회로
JPS56143591A (en) Semiconductor memory device
KR960016685A (ko) 메모리시스템
KR200349229Y1 (ko) 반도체메모리의등화회로
KR100218325B1 (ko) 공통 부스터 회로를 사용한 데이타 출력버퍼
CN102800348B (zh) 芯片

Legal Events

Date Code Title Description
0001 Granted
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19971028