EP2142682A2 - Couches de nitrure de cobalt pour des interconnexions de cuivre et leurs procédés de formation - Google Patents

Couches de nitrure de cobalt pour des interconnexions de cuivre et leurs procédés de formation

Info

Publication number
EP2142682A2
EP2142682A2 EP08870410A EP08870410A EP2142682A2 EP 2142682 A2 EP2142682 A2 EP 2142682A2 EP 08870410 A EP08870410 A EP 08870410A EP 08870410 A EP08870410 A EP 08870410A EP 2142682 A2 EP2142682 A2 EP 2142682A2
Authority
EP
European Patent Office
Prior art keywords
copper
cobalt
layer
metal
nitride
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP08870410A
Other languages
German (de)
English (en)
Other versions
EP2142682A4 (fr
EP2142682B1 (fr
Inventor
Roy Gerald Gordon
Harish Bhandari
Hoon Kim
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Harvard College
Original Assignee
Harvard College
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Harvard College filed Critical Harvard College
Priority to EP14195851.2A priority Critical patent/EP2857549A3/fr
Publication of EP2142682A2 publication Critical patent/EP2142682A2/fr
Publication of EP2142682A4 publication Critical patent/EP2142682A4/fr
Application granted granted Critical
Publication of EP2142682B1 publication Critical patent/EP2142682B1/fr
Not-in-force legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/30Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
    • C23C16/34Nitrides
    • CCHEMISTRY; METALLURGY
    • C07ORGANIC CHEMISTRY
    • C07CACYCLIC OR CARBOCYCLIC COMPOUNDS
    • C07C211/00Compounds containing amino groups bound to a carbon skeleton
    • C07C211/65Metal complexes of amines
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/04Coating on selected surface areas, e.g. using masks
    • C23C16/045Coating cavities or hollow spaces, e.g. interior of tubes; Infiltration of porous substrates
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/06Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of metallic material
    • C23C16/18Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of metallic material from metallo-organic compounds
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • C23C16/455Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for introducing gases into reaction chamber or for modifying gas flows in reaction chamber
    • C23C16/45523Pulsed gas flow or change of composition over time
    • C23C16/45525Atomic layer deposition [ALD]
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • C23C16/455Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for introducing gases into reaction chamber or for modifying gas flows in reaction chamber
    • C23C16/45523Pulsed gas flow or change of composition over time
    • C23C16/45525Atomic layer deposition [ALD]
    • C23C16/45553Atomic layer deposition [ALD] characterized by the use of precursors specially adapted for ALD
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/28556Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table by chemical means, e.g. CVD, LPCVD, PECVD, laser CVD
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/28556Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table by chemical means, e.g. CVD, LPCVD, PECVD, laser CVD
    • H01L21/28562Selective deposition
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76831Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches, e.g. non-conductive sidewall liners
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • H01L21/76843Barrier, adhesion or liner layers formed in openings in a dielectric
    • H01L21/76846Layer combinations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • H01L21/76867Barrier, adhesion or liner layers characterized by methods of formation other than PVD, CVD or deposition from a liquids
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • H01L21/76871Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
    • H01L21/76873Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers for electroplating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204Conductive materials
    • H01L23/53209Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53228Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
    • H01L23/53238Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • This invention relates to copper interconnections used in microelectronics and methods for depositing metal-containing layers.
  • Copper is replacing aluminum as the material of choice for wiring of microelectronic devices, such as microprocessors and memories.
  • the copper is normally placed into holes and trenches in an insulator such as silicon dioxide, by an electroplating process. Excess copper is then polished off of the surface of the device. The structure is capped by insulation into which holes and trenches are etched to begin the next level of wiring.
  • Copper in semiconductors such as silicon causes defects that can prevent the proper functioning of transistors formed in the semiconductor. Copper also increases the leakage of current through insulators, such as silicon dioxide, placed between the copper wires. Therefore use of copper wiring demands that efficient diffusion barriers surround the copper wires, to keep the copper confined to its proper locations. The sputtered TaN serves as the diffusion barrier in current technology. [0007] Copper also has a tendency to move in the direction that electrons are flowing in a circuit. This electromigration process can lead to increased electrical resistance or even an open circuit if a sufficiently large void forms within a copper interconnection. Most of this unwanted motion takes place along the surface of the copper. Long lifetimes can be maintained by surrounding the copper interconnections by materials that inhibit electromigration.
  • Tantalum metal (Ta) serves this function on the bottom and sides of currently-used copper interconnections.
  • the tops of copper wiring typically are covered by silicon nitride or silicon carbide, although these materials are not as effective as the Ta in reducing copper electromigration.
  • ITRS International Technology Roadmap for Semiconductors
  • the poor conformality of sputtered coatings means that thicker than necessary layers are needed near the top of holes and trenches in order to provide sufficient thickness in the lower parts of these structures.
  • the resulting "overhang" near the tops of the features makes it difficult for electroplated copper to fill the holes and trenches without leaving voids, which increases the resistance and exacerbates the electromigration-induced instabilities.
  • Co Co
  • Co films can be vapor-deposited (CVD or ALD) with better conformality than sputtered Ta.
  • CVD chemical vapor deposition
  • ALD atomic layer deposition
  • Ru Ruthenium
  • CVD vapor-deposited
  • ALD atomic layer deposition
  • Ru vapor-deposited
  • Ru an expensive metal
  • Ru may not be available in sufficient quantities for large-scale application in interconnects.
  • Ru is not a good diffusion barrier to oxygen.
  • current interconnect technology lacks a conformal, inexpensive adhesion and oxygen diffusion barrier layer on which smooth and highly conductive layers of copper may be deposited.
  • a conformal, inexpensive layer of cobalt nitride (Co x N) is described, onto which smooth and highly conductive layers of copper may be deposited.
  • the Co x N layers may be deposited by any convenient method, including physical vapor deposition (PVD) and chemical vapor deposition (CVD) methods. CVD can be carried out under deposition conditions that provide conformal coatings.
  • PVD physical vapor deposition
  • CVD chemical vapor deposition
  • a Co x N layer is deposited by CVD from vapor of a cobalt amidinate, a nitrogen source, e.g., ammonia and a reducing source, e.g., hydrogen gas.
  • a copper diffusion barrier such as amorphous TaN, TaC, WN, WC or MoN or mixtures thereof may be deposited prior to deposition of the cobalt-containing layer.
  • a copper layer may be deposited on the Co x N layer by any convenient method, such as CVD, PVD, chemical reduction or electrochemical-deposition. In one embodiment, a thin copper layer is first deposited by CVD, followed by electrochemical deposition of a thicker layer of copper.
  • a copper layers is prepared by first depositing a smooth layer of copper oxynitride layer, followed by reduction of the copper oxynitride to copper metal.
  • the metal layer has low surface roughness and can have RMS roughness of, e.g., less than 5 nm or less than 1 nm.
  • Co x N layer provides a smooth, adherent layer and provides a substrate for formation of highly conductive and strongly adherent copper layers for, e.g., the production of electronic elements, circuits, devices, and systems.
  • a metal-comprising layer may be formed by chemical vapor deposition by exposing a substrate to a gaseous mixture comprising vapors of one or more metal amidinate selected from the metals lithium, sodium, potassium, beryllium, calcium, strontium, barium, scandium, yttrium, lanthanum and the other lanthanide metals, titanium, zirconium, hafnium, vanadium, niobium, tantalum, molybdenum, tungsten, manganese, rhenium, iron, ruthenium, cobalt, rhodium, nickel, palladium, silver, zinc, cadmium, tin, lead, antimony and bismuth.
  • metal amidinate selected from the metals lithium, sodium, potassium, beryllium, calcium, strontium, barium, scandium, yttrium, lanthanum and the other lanthanide metals, titanium, zirconium, hafnium, vanadium, niobi
  • the gaseous mixture comprises an additional reactant, such as a reducing agent, or oxygen- or nitrogen-containing gas.
  • an additional reactant such as a reducing agent, or oxygen- or nitrogen-containing gas.
  • the gaseous mixture comprises a cobalt amidinate and a vaporous source of nitrogen and hydrogen reducing agent.
  • a cobalt nitride layer can be obtained.
  • Other metal amidinate sources could be used.
  • the gaseous mixture comprises a copper amidinate.
  • the gaseous mixture may include a vaporous oxygen source and a copper oxide layer can be obtained.
  • Other metal amidinate sources could be used.
  • the gaseous mixture comprises a copper amidinate and the gaseous mixture may include a vaporous oxygen source and a vaporous nitrogen source.
  • a copper oxynitride layer can be obtained.
  • Other metal amidinate sources could be used.
  • a reducing source such as hydrogen is provided during or after deposition of the copper containing film to form a copper metal layer.
  • Fig. 1 is a schematic cross section of an interconnect trench and via structured in accordance with the invention.
  • Fig. 2 is an electron diffraction pattern of a Co 4 N film.
  • Fig. 3 is an electron diffraction pattern of a bilayer film containing layers of Co x N and Cu depicted on the right half of Fig. 3 (panel 3), along with comparison electron diffraction patterns of a Co 4 N film alone (1, upper left quadrant of Fig. 3) and a copper metal film (2, lower left quadrant in Fig. 3) that also contained a Cu 2 O layer.
  • An electronic device such as an integrated circuit including conductive trenches 100 and vias (holes) 110 is illustrated in schematic cross section in FIG 1.
  • the structure can be made by conventional photolithography and etching of trenches 100 and vias (holes) 110 in composite insulating layers 30, 40, 50 and 60 according to methods well known in the art.
  • This structure is constructed on top of a planar surface comprising insulating areas 10 and electrically conducting areas 20 forming the next lower level of wiring.
  • a capping layer 30, typically silicon nitride or silicon carbide, is placed over the surface defined by insulating areas 10 and conducting areas 20, followed by an insulating layer 40, an etch-stop layer 50 and another insulating layer 60.
  • Insulating materials known in the art include silicon dioxide, fluorinated silicon dioxide and silicon oxide carbide, typically made by plasma- enhanced chemical vapor deposition (PECVD).
  • PECVD plasma- enhanced chemical vapor deposition
  • Typical etch-stop materials include PECVD silicon nitride, silicon carbide and silicon carbide-nitride.
  • Trenches 100 and holes (vias) 110 are then etched through the insulating layers by photolithography. Once formed, the trenches and holes are filled with copper to form a next higher level of conductive wiring.
  • the device may be subject to additional processing steps before cobalt nitride or copper deposition.
  • the layer surfaces are exposed first to a catalytic agent that interacts selectively with the insulating surfaces to form a catalytic surface on at least a portion of the insulating surface.
  • a catalytic agent is a metal or metalloid compound that includes metal or metalloid amides, amidinates, alkyls, alkoxides and halides.
  • the metal or metalloid can be aluminum, boron, magnesium, scandium, lanthanum, yttrium, titanium, zirconium or hafnium.
  • the exposure time and/or reactivity of the metal or metalloid compound is selected so that the pores deeper inside the dielectric are not exposed to it and/or do not react with it during the time exposed.
  • the surface is exposed to one or more silanol compounds, preferably at a temperature above room temperature, to form a silica layer only on the catalytic surface of the substrates.
  • silanol refers to the class of compounds having a silicon atom bonded to one or more hydroxyl (OH) groups; silanols comprise alkoxysilanols, alkoxyalkylsilanols and alkoxysilanediols and their substituted derivatives.
  • the acid sites on the surface catalyze the polymerization of the silanol into a layer of silica, which is deposited onto the exposed surfaces of the insulating material.
  • the silica bridges over and seals the outer pores. The result of this pore-sealing process is a smooth and clean silica layer onto which may be deposited a barrier against the diffusion of copper.
  • the diffusion barrier 70 may include a thin layer of amorphous material such as tantalum nitride (TaN y ), tungsten nitride (WN y ), tantalum carbide, tungsten carbide (WC y ) or molybdenum nitride (MoN). Typically, y is approximately 1.
  • a non-limiting purpose of the diffusion barrier is to prevent the escape of copper from the structure during use.
  • Another non-limiting purpose of the diffusion barrier is to promote adhesion between the subsequently deposited Co x N layer and the underlying insulator.
  • the diffusion barrier may be deposited by any effective method, such as sputtering or CVD.
  • CVD may be a preferred method because of the better conformality of CVD diffusion barriers.
  • vapors of bis(alkyl-imido)bis(dialkylamido) tungsten(VI) are reacted with ammonia gas, NH 3 , on the heated surface of a substrate, to form coatings of tungsten nitride.
  • the reaction may be carried out in a manner to form films on substrates that may include holes or trenches.
  • Tungsten compounds may have the general formula 1, in which R n represents alkyl groups, fluoroalkyl groups or alkyl groups substituted with other atoms or groups, preferably selected to enhance the volatility of the compound, where R n is any one of R 1 through R 6 .
  • the R n may be the same or different from each other.
  • R n represents alkyl groups, arylalkyl groups, alkenylalkyl groups, alkynylalkyl groups, fluoroalkyl groups or alkyl groups substituted with other atoms or groups selected to enhance the volatility of the compound, where R n is any one of R 1 through R 6 and where the R n may be the same or different from each other.
  • Suitable bis(alkyl-imido)bis(dialkylamido) tungsten(VI) compounds include those in which the alkyl groups R 5 and R 6 in structure 1 have a tertiary carbon attached to the imido nitrogen, as is shown by the compounds of the general structure 2:
  • Methyl groups can be selected for all the R n in the general formula 2 given above.
  • the tungsten compound is bis(tert- butylimido)bis(dimethylamido) tungsten(VI); ( 1 BuN) 2 (Me 2 N) 2 W.
  • Other suitable compounds include the compound obtained by selecting in formula 2 R 1 , R 4 , R 5 , R 6 , R 7 , R 8 , R 9 and R 10 to be methyl groups, and R 2 and R 3 to be ethyl groups, i.e., bis(emylmethylamido)bis(fer£-butylimido)tungsten(VI), and the compound obtained by selecting in formula 1 the groups R 1 , R 2 , R 3 and R 4 to be methyl groups, and R 5 and R 6 to be isopropyl groups, e.g., bis(dimethylamido)bis(isopropylimido)tungsten(VI).
  • Two or more alkyl groups may be linked to form cyclic compounds, and the groups may contain some degree of unsaturation, e.g., aryl, alkenyl or alkynyl groups.
  • the compound can contain neutral or anionic ligands.
  • Many neutral ligands are known.
  • Exemplary neutral ligands include, e.g., alkenes, alkynes, phosphines and CO.
  • Many anionic ligands are known.
  • Exemplary anionic ligands include methyl, methoxy and dimethylamido groups.
  • the tungsten metal may be substituted by molybdenum.
  • Bis(alkyl- imido)bis(dialkylamido) tungsten(VI) and molybdenum (IV) compounds are commercially available or may be made by any conventional method. See, e.g., International Application WO 2004/007796, which is incorporated by reference.
  • Tungsten nitride films are deposited under conditions that produce good adhesion between the deposited tungsten nitride film and a substrate onto which it is deposited.
  • vapor deposition of highly uniform tungsten nitride films is accomplished over a range of conditions such as concentrations of reactants and position of the substrate inside the reactor.
  • substrates are coated at relatively low temperatures from about 200 0 C to 500 0 C.
  • the WN film is prepared on a substrate maintained at a temperature between about 300°C and about 500 0 C.
  • the tungsten nitride layer is formed using atomic layer deposition (ALD).
  • ALD atomic layer deposition
  • the ALD process includes one or more cycles of exposing the substrate to a vapor of a of bis(alkyl-imido)bis(dialkylamido) tungsten(VI) compound, wherein at least a portion of the vapor adsorbs on the surface of the substrate by a self-limiting process; and then exposing the substrate to ammonia vapor that activates the surface so that the surface is prepared to react with additional quantities of bis(alkyl-imido)bis(dialkylamido) tungsten(VI) compound.
  • exemplary ALD process includes directional ion etching.
  • directional ion etching may be used to remove some or all of the barrier material that overlies conductive material 20, such as copper, at the bottom of via holes. This step allows connections with lower resistance between the via and the underlying copper layers 20.
  • Fig. 1 illustrates the device in which the diffusion barrier layer is removed above copper layer 20.
  • a layer of cobalt nitride (Co x N) 80 is deposited onto the barrier layer.
  • the cobalt nitride layer 80 may be applied using any convenient method.
  • the Co x N layers generally have values of x between about 1 and 10, for example, between about 2 and 6, or between about 3 and 5.
  • a compound in the cobalt nitride layer is Co 4 N. x need not be an integer.
  • the Cu 4 N layer is polycrystalline. This structure promotes epitaxial growth of copper grains with the same orientation. The strong adhesion between these epitaxially oriented copper grains and the cobalt nitride is believed to enhance the stability and lifetime of the interconnect structures.
  • CVD is used for depositing the Co x N layer, but other methods, such as sputtering are also contemplated.
  • the layer 90 is a copper seed layer, which may be deposited by any convenient method known in the art, including a chemical method such as CVD or physical methods such as sputtering or PVD.
  • the trenches 100 and vias 110 are then filled with copper using conventional methods, such as electroplating or electroless deposition, which are well-known in the art.
  • the Co x N diffusion barrier layer is deposited by CVD.
  • a cobalt amidinate is mixed with a vaporous source of nitrogen and hydrogen and exposed to a heated substrate to deposit a conformal cobalt nitride layer.
  • the composition x of the Co x N layer can be adjusted by changing the composition of the CVD gas mixture. Increasing the ratio of H 2 to NH 3 in the CVD gas mixture increases the value of x.
  • the composition can also be adjusted by annealing the layer after deposition at a temperature of 180 to 400 0 C. Increasing the ratio of H 2 to NH 3 in the anneal atmosphere also increases the value of x.
  • M is Co
  • AMD is an amidinate
  • x 2 or 3.
  • Some of these compounds have a structure 3, 3 in which R 1 , R 2 , R 3 , R 1 , R and R 3 are groups made from one or more non-metal atoms.
  • R , R , R 3 , R 1 , R 2 and R 3 may be the same or different and may be chosen independently from hydrogen, alkyl, aryl, alkenyl, alkynyl, trialkylsilyl or fluoroalkyl groups.
  • R 1 , R 2 , R 3 , R 1 , R 2 and R 3 may be the same or different and are each independently alkyl or haloalkyl, e.g., fluoroalkyl, or silylalkyl groups containing 1 to 4 carbon atoms.
  • the cobalt amidinate comprises cobalt(II) bis(7V,iV'-diisopropylacetamidinate), corresponding to taking R , R , R and R as isopropyl groups, and R 3 and R 3 as methyl groups in the general formula 3.
  • the compound can contain neutral or anionic ligands. Many neutral ligands are known.
  • Exemplary neutral ligands include, e.g., alkenes, alkynes, phosphines and CO. Many anionic ligands are known. Exemplary anionic ligands include methyl, methoxy and dimethylamido groups.
  • bis(iV ) N'-diisopropylacetamidinato)cobalt(II) vapor is mixed with ammonia (NH 3 ) gas and dihydrogen gas (H 2 ) at a temperature of about 80 0 C, and this vapor mixture is flowed over the partially completed interconnect structure which has been heated to a temperature between 100 and 300 0 C, preferably between 150 and 250 0 C and most preferably between 170 and 200 0 C.
  • a Co x N layer is formed on the diffusion barrier.
  • the Co x N layer has a thickness of about 1 to 4 nm, or a thickness of about 2 to 3 nm.
  • An alternative CVD precursor for making cobalt nitride is bis(N-tert-buty ⁇ -N'- ethyl-propionamidinato)cobalt(II), corresponding to R and R being tert-butyl and R , R , R 3 and R 3 being ethyl, which is a liquid at room temperature.
  • Liquid precursors are easier to purify, handle and vaporize than solid precursors.
  • Copper amidinates are commercially available or may be made by any conventional method. See, e.g., International Application WO 2004/046417, which is incorporated by reference.
  • Co x N layer Other methods of depositing the Co x N layer can be used. For example, an ALD process in which the heated substrate is exposed to alternating vapors of a metal amidinate and reducing gas/nitrogen containing compound can be used to prepare the Co x N compound. See, e.g., International Application WO 2004/046417 for further information, which is incorporated in its entirety by reference.
  • a copper conductor can be placed on the cobalt nitride layer by any convenient method, including physical methods, such as sputtering, and chemical methods, such as CVD or electroless deposition. The chemical methods typically provide better conformality.
  • CVD of copper can be carried out by established methods known in the art. For example, copper(I) 1,1,1,5,5,5-hexafluoroacetylacetonate trimethylvinylsilane (Cupraselect 1 " 1 ) is a source for CVD of copper, whose use is described, for example, in the Journal of the Electrochemical Society, volume 145, pages 4226-4233 (1998), which is hereby incorporated by reference.
  • the copper layer may be formed by depositing a copper oxynitride layer and reducing the resultant layer to a copper metal.
  • Copper oxide or nitride has better wettability than metallic copper, which results in higher nucleation density, and continuous thin layers with smoother and more continuous morphology than metallic copper.
  • the smooth morphology of the precursor layer can be transferred to the copper metal layer. Reduction of the deposited thin film is conducted at a low temperature to avoid or reduce agglomeration of the copper that can result in a rough or discontinuous film.
  • (iV,iV'-di-.sec-butyl-acetamidmato)copper(I) dimer can be used as a source for CVD of copper as described above in combination with an nitrogen source such as ammonia or hydrazine and an oxygen source such as O 2 , water vapor, ozone or a peroxycompound such as hydrogen peroxide. Both oxygen and nitrogen are incorporated into the film when a mixture of ammonia and water vapor are used as reactant gases during deposition.
  • a short reaction time (less than a few minutes) at low temperatures (less than 200 0 C) produces a very smooth copper oxynitride film (root mean square roughness 0.4 to 0.6 nanometer).
  • Reduction for example, by exposure to hydrogen plasma at a temperature ⁇ 50 0 C, reduces the film to copper metal and results in a film of exceptional smoothness.
  • the use of a strong reducing agent lowers the temperature of reaction and facilitates the formation of a smooth metal layer. Root mean square roughness of less than about 1 nm, and even 0.5 nm to 0.8 are possible.
  • Reduction may also be carried out by chemical reduction in solution or by electrochemical reduction. For example, copper oxynitride may be reduced by electrolysis in a neutral or basic electrolyte solution.
  • Electrochemical deposition can be used to fill the trenches and vias with copper. Electrochemical deposition has the advantages that it can provide pure copper without voids or seams in a cost-effective process. Conventional methods for depositing copper are used.
  • metal-containing films can be prepared by CVD of a metal amidinate vapor mixed with an appropriate reactive gas.
  • a metal-comprising layer may be formed by chemical vapor deposition by exposing a substrate to a gaseous mixture comprising vapors of one or more metal amidinate selected from the metals lithium, sodium, potassium, beryllium, calcium, strontium, barium, scandium, yttrium, lanthanum and the other lanthanide metals, titanium, zirconium, hafnium, vanadium, niobium, tantalum, molybdenum, tungsten, manganese, rhenium, iron, ruthenium, cobalt, rhodium, nickel, palladium, silver, zinc, cadmium, tin, lead, antimony and bismuth.
  • a thin film comprising a metal is prepared by exposing a heated substrate to a gaseous mixture comprising vapors of one or more volatile metal amidinate compounds and a reducing gas or vapor, to form a metal coating on the surface of the substrate.
  • the reducing gas includes hydrogen or formic acid.
  • a thin film comprising a metal nitride is prepared by exposing a heated substrate to a gaseous mixture comprising vapors of one or more volatile metal amidinate compounds and a nitrogen-containing gas or vapor, to form a metal nitride coating on the surface of the substrate.
  • the nitrogen-containing gas includes ammonia or hydrazine.
  • a thin film comprising a metal oxide is prepared by exposing a heated substrate to a gaseous mixture comprising vapors one or more volatile metal amidinate compounds and an oxygen-containing gas or vapor, to form a metal oxide coating on the surface of the substrate.
  • the oxygen-containing gas includes water, oxygen, ozone or hydrogen peroxide.
  • the metal oxide is copper oxide and a thin copper oxide film is prepared by exposing a heated substrate to a gaseous mixture comprising vapors one or more volatile copper amidinate compounds and an oxygen-containing gas or vapor.
  • the metal amidinate precursor is ( ⁇ r , ⁇ V'-di-,s r ec-butyl-acetamidmato)copper(I) dimer.
  • the metal oxide is copper oxynitride and a thin copper oxynitride film is prepared by exposing a heated substrate to a gaseous mixture comprising vapors one or more volatile copper amidinate compounds and an oxygen-containing gas or vapor and a nitrogen containing vapor such as ammonia or hydrazine.
  • the metal amidinate precursor is ( ⁇ jV'-di- ⁇ ec-butyl-acetamidinato)copper(I) dimer.
  • a metal thin film is prepared by reducing the as- formed metal oxide or oxynitride thin film.
  • copper oxide and copper oxynitride thin films may be reduced by a reducing agent such as hydrogen plasma, dihydrogen gas or formic acid vapor to obtain a copper metal thin film.
  • R 1 , R 2 , R 3 , R 1 , R 2 and R 3 are groups made from one or more non-metal atoms.
  • R 1 , R 2 , R 3 , R 1 , R 2 and R 3 may be different and may be chosen independently from hydrogen, alkyl, aryl, alkenyl, alkynyl, trialkylsilyl or fluoroalkyl groups.
  • R 1 , R 2 , R 3 , R 1 , R 2 and R 3 are each independently alkyl or fluoroalkyl or silylalkyl groups containing 1 to 4 carbon atoms.
  • Non-limiting examples of monovalent metals include copper(I), silver(I), gold(I), and iridium(I).
  • the metal amidinate is a copper amidinate, and the copper amidinate comprises copper(I) N 5 N'- diisopropylacetamidinate, corresponding to taking R , R , R and R as isopropyl groups, and R 3 and R 3 as methyl groups in the general formula 1.
  • the metal(I) amidinate is a trimer having the general formula [M(I)(AMD)] 3 .
  • the compound can contain neutral ligands. Many neutral ligands are known.
  • Exemplary neutral ligands include, e.g., alkenes, alkynes, phosphines and CO.
  • R , R , R , R , R and R are groups made from one or more non-metal atoms.
  • dimers of this structure e.g., [M(II)(AMD) 2 ]2
  • R 1 , R 2 , R 3 , R 1 , R 2 and R 3 may be chosen independently from hydrogen, alkyl, aryl, alkenyl, alkynyl, trialkylsilyl, or fluoroalkyl groups.
  • R 1 , R 2 , R 3 , R 1 , R 2 and R 3 are each independently alkyl or fluoroalkyl or silylalkyl groups containing 1 to 4 carbon atoms.
  • divalent metals include cobalt, iron, nickel, manganese, ruthenium, zinc, titanium, vanadium, europium, calcium, strontium, barium, tin and lead.
  • the metal(II) amidinate is a cobalt amidinate
  • the cobalt amidinate comprises cobalt(II) bis(JV,JV- diisopropylacetamidinate), corresponding to taking R 1 , R 2 , R 1 and R 2 as isopropyl groups, and R 3 and R 3 as methyl groups in the general formula 2.
  • the precursor can contain neutral ligands. Many neutral ligands are known. Exemplary neutral ligands include, e.g., alkenes, alkynes, phosphines and CO.
  • precursors for vapor deposition of trivalent metals include volatile metal(III) tris-amidinates, M(III)(AMD) 3 .
  • these compounds typically have a monomeric structure 6,
  • R , R , R , R , R , R , R , R and R are groups made from one or more non- metal atoms.
  • R 1 , R 2 , R 3 , R 1 , R 2 , R 3 , R 1" , R 2 and R 3 may be chosen independently from hydrogen, alkyl, aryl, alkenyl, alkynyl, trialkylsilyl, halogen or partly fluorinated alkyl groups.
  • R 1 , R 2 , R 3 , R 1' , R 2' , R 3' , R 1" , R 2" and R 3" are each independently alkyl groups containing 1 to 4 carbon atoms.
  • Non-limiting examples of trivalent metals include lanthanum, praseodymium and the other lanthanide metals, yttrium, scandium, titanium, vanadium, niobium, tantalum, iron, ruthenium, cobalt, rhodium, iridium, antimony and bismuth.
  • the metal(III) amidinate is a lanthanum amidinate
  • the lanthanum amidinate comprises lanthanum(III) tris(N,N'-di-tert- butylacetamidinate), corresponding to taking R 1 , R 2 , R 1 , R 2 , R 1 and R 2 as ter/-butyl groups and R 3 , R 3 and R 3 as methyl groups in the general formula 6.
  • the precursor can contain neutral ligands. Many neutral ligands are known. Exemplary neutral ligands include, e.g., alkenes, alkynes, phosphines and CO.
  • oligomers metal amidinates having the same ratio of metal to amidinate as the monomer, but varying in the total number of metal/amidinate units in the compound are referred to as "oligomers" of the monomer compound.
  • oligomers of the monomer compound M(II)AMD 2 include [M(II)(AMD) 2 ] X , where x is 2, 3, etc.
  • oligomers of the monomer compound M(I)AMD include [M(I)AMD] x , where x is 2, 3, etc.
  • a silicon wafer with a SiO 2 insulating layer on top was used as the substrate. Trenches and holes were etched in some areas of the SiO 2 layer.
  • Tungsten nitride was deposited by CVD by exposing a vapor mixture of about 0.05 Torr bis(fer ⁇ -butylimido)bis(dimethylamido)tungsten(VI), 0.5 Torr ammonia and 0.5 Torr nitrogen to a substrate temperature of 390 0 C for 1 minute.
  • a diffusion barrier of WN about 2 nm thick was deposited.
  • Cobalt nitride was deposited by CVD a vapor mixture of about 0.03 Torr bis(iV- fert-butyl-iV'-ethyl-propionamidinato)cobalt(II), 0.2 Torr ammonia, 0.3 Torr hydrogen and 0.5 torr nitrogen to a substrate temperature of 186 0 C for 4 minutes.
  • a layer comprising Co x N about 2 nm thick was deposited.
  • thicker layers were deposited onto glassy carbon substrates and then subjected to Rutherford Backscattering Analysis (RBS).
  • Cobalt and nitrogen were detected in the film with an atomic ratio x ⁇ 4, along with a small amount of oxygen coming from exposure to the atmosphere after deposition.
  • a similarly deposited Co 4 N film about 20 nm thick was placed in a transmission electron microscope, which was used to obtain the electron diffraction pattern shown in Fig. 2.
  • the observed diffraction rings can all be indexed by a close-packed face-centered cubic structure in which the cobalt atoms have the same positions as the copper atoms in copper metal, and nitrogen atoms are placed at the body centers.
  • a bilayer film of 20 nm Co 4 N and 20 nm Cu was also subject to electron diffraction.
  • the resulting electron diffraction pattern is shown on the right half of Fig. 3 (panel 3), along with comparison electron diffraction patterns of a the Co 4 N film alone (1, upper left quadrant of Fig. 3) and a copper metal film (2, lower left quadrant in Fig. 3) that also contained a Cu 2 O layer.
  • the good agreement between all three of these electron diffraction patterns confirms that there is a good coincidence between the structures of Cu 4 N and Cu.
  • a copper seed layer was made by exposing a vapor mixture of about 0.4 Torr (iV,iV'-di-5ec-butyl-acetamidinato)copper(I) dimer, 0.8 Torr hydrogen and 0.8 Torr nitrogen at a substrate temperature of 186 0 C for 2 minutes. A layer of copper about 7 nm thick was deposited.
  • the sheet resistance of these layers is 30 ohms per square, measured on planar areas of the substrates.
  • electrochemical deposition of additional copper on the surface and within trenches and holes can be carried out using known techniques.
  • the Co 4 N layer was found to be a good barrier against diffusion of oxygen and water.
  • Example 1 is repeated except that cobalt metal is deposited instead of cobalt nitride.
  • the cobalt metal was deposited on WN previously formed as in Example 1.
  • the Co was made by CVD for 20 minutes from a vapor mixture of about 0.03 Torr bis(iV-fer?-butyl- ⁇ r '-ethyl-propionamidinato)cobalt(II), 0.5 Ton hydrogen and 0.5 torr nitrogen at a substrate temperature of 240 0 C.
  • a layer of Co about 2 nm thick was deposited on the WN. After the Co was deposited, copper was deposited as in Example 1.
  • the sheet resistance of these layers is about 10 times higher than the layers obtained in Example 1. This comparison shows the unexpected advantage of Co x N over cobalt metal in nucleating a more conductive copper seed layer.
  • Example 1 is repeated except that during the Co x N deposition, 0.3 Torr ammonia, 0.2 Torr hydrogen was used. The deposition was carried out for 4 minutes, which was long enough to produce a Co x N layer about 2 nm thick. RBS analysis on a thicker film produced under the same conditions determined that the cobalt to nitrogen ratio x was between 3 and 4. Electron diffraction confirmed that the major phase of this film is Co 4 N, along with some hexagonal Co 3 N.
  • the sheet resistance was about 2.4 times higher than the layers produced in Example 1. This example shows that a Co 3 N+Co 4 N mixture produces a more conductive copper film than pure Co, but not as pure conductive as Co 4 N does.
  • Example 1 is repeated except that during the Co x N deposition, 0.5 Torr of ammonia was used and no hydrogen was used. The deposition was carried out for 4 minutes, which was long enough to produce a Co x N layer about 2 nm thick. RBS analysis on a thicker film produced under the same conditions determined that the cobalt to nitrogen ratio x was approximately 3. Electron diffraction confirmed that the structure of the film was hexagonal Co 3 N.
  • the sheet resistance was about 4 times higher than the layers produced in Example 1. This example shows that Co 3 N produces a more conductive film than pure Co, but not as conductive as Co 4 N does.
  • Example 1 is repeated except that the copper layer is deposited from (1,1,1,5,5,5- hexafluoroacetoacetonato)copper(I) trimethylvinylsilane.
  • the copper seed layer is made by CVD for 30 seconds from a vapor mixture of about 0.4 Torr (1,1,1,5,5,5- hexafluoroacetoacetonato)copper(I) trimethylvinylsilane, 1 Torr hydrogen and 2 Torr nitrogen at a substrate temperature of 100 0 C.
  • a layer of copper layer about 7 nm thick is deposited.
  • the copper layers deposited in these examples show strong adhesion to the cobalt nitride. Additional copper can be electroplated onto these thin copper layers by procedures known in the art. The electroplated structures can be polished to provide interconnections for microelectronic devices.
  • anhydrous FeCl 3 was suspended in 250 mL dry CH 2 Cl 2 . After 2 minutes, the solution was cooled to -40 0 C and 21.4 mL (0.30 mol) of anhydrous propionitrile was added at once with magnetic stirring. The ferric chloride went into solution and the color of the medium turned dark red. The solution was cooled to -78 0 C; then anhydrous tert-butyl chloride (33 ml, 0.30 mol) was added at once. A brown ocher precipitate formed within a few minutes; presumably it was iV-ter ⁇ -butylacetonitrilium tetrachloroferrate. The reaction medium was then maintained at -78 0 C.
  • CVD from a vapor mixture of 0.4 Torr ( ⁇ jV'-di-sec-butyl-acetamidinato)copper(I) dimer, 4 Torr water vapor and 4 Torr nitrogen gas at a substrate temperature of 140 0 C produced a film of copper(I) oxide, Cu 2 O.
  • the Cu 2 O could be converted to copper metal by reduction for one minute with a hydrogen plasma strong enough to raise the temperature of the film and substrate to about 50 0 C during the reduction process.
  • CVD from a vapor mixture of 0.4 Torr (iV,./V'-di-sec-butyl-acetamidinato)copper(I) dimer vapor, 3 Torr water vapor, 1 Torr ammonia gas and 4 Torr nitrogen gas at a substrate temperature of 160 0 C produced a film of copper(I) oxynitride.
  • RBS analysis gave a composition about Cuo .7 Oo .2 N( ⁇ .
  • the copper oxynitride film could be converted to a copper metal film by reduction for one minute with a hydrogen plasma strong enough to raise the temperature of the film and substrate to about 50 0 C during the reduction process.
  • the copper metal film was exceptionally smooth, with an RMS roughness about 0.5 nm.
  • CVD from a vapor mixture of bis(N-tert-butyl-iV'-ethyl-propionamidinato)iron(II), hydrogen and nitrogen gas at a substrate temperature of 230 0 C produced a film of metallic iron.
  • CVD from a vapor mixture of bis(N-ter?-butyl-iV'-ethyl-propionamidinato)iron(II), ammonia and nitrogen gas at a substrate temperature of 180 0 C produced a film of electrically conductive iron nitride, Fe 3 N.
  • CVD from a vapor mixture of about 0.03 Torr bis(-V,_V'- diisopropylacetamidinato)manganese(II), 1 Torr hydrogen gas and 1 torr nitrogen gas at a substrate temperature of 400 0 C produced a film of electrically conductive manganese metal. Its resistivity is 390 ⁇ -cm.
  • CVD from a vapor mixture of about 0.03 Torr bis(N,N'- diisopropylacetamidinato)manganese(II), 0.5 Torr water vapor and 1.5 torr nitrogen gas at a substrate temperature of 160 0 C produced a film of manganese(II) oxide, MnO.
  • CVD from a vapor mixture of about 0.03 Torr bis(N,N'- diisopropylacetamidinato)manganese(II), 0.5 Torr ammonia and 1.5 torr nitrogen gas at a substrate temperature of 200 0 C produced a film of electrically conductive manganese nitride(II), Mn 3 N 2 .
  • CVD from a vapor mixture of tris(iV,iV'-diisopropylacetamidinato)vanadium(III), water vapor and nitrogen gas at a substrate temperature of 250 0 C produced a film of electrically conductive vanadium(III) oxide, V 2 O 3 .
  • CVD from a vapor mixture of tris(iV, ⁇ /r '-diisopropylacetamidinato)yttrium(III), water vapor and nitrogen gas at a substrate temperature of 280 0 C produced a film of electrically insulating yttrium(III) oxide, Y 2 O 3 .
  • the flow rate of water vapor was controlled by a needle valve that was calibrated by comparing with the pressure increase of the chamber by a measured N 2 flow rate.
  • NH 3 was supplied as a nitrogen source, whose flow rate was controlled by a mass flow controller.
  • the total flow rate of reactant gases (H 2 O and NH 3 ) was maintained at 40 seem, and the ratio of H 2 O to NH 3 was set to the values 40:0, 30:10, 20:20, 10:30 or 0:40.
  • the reaction gases were mixed with Cu precursor vapor in a small (5mm ID) tube just prior to entering the reactor tube (36 mm ID) to ensure thorough mixing.
  • the films were deposited at substrate temperatures from 140 to 220 0 C under a total chamber pressure of 8 Torr.
  • the films were reduced with H 2 remote plasma, which heated the substrates from room temperature to temperatures as high as 50 0 C.
  • a toroidal plasma generator (ASTRON ® i type AX7670, MKS) was supplied with 180 seem of Ar for plasma ignition and 200 seem of H 2 which upon dissociative excitation acted as a reducing agent.
  • the reduction time was varied from 30 to 180 sec.
  • a Si wafer with a 100 nm thermal oxide was used as substrate.
  • Ru was deposited by sputtering to a 20 nm thickness and exposed to the atmosphere prior to CVD.
  • the surface morphologies of the as-deposited CuON and reduced films were evaluated by an atomic force microscope ⁇ Asylum MFPSD AFM). The thickness and composition of the deposited films were measured using 2 MeV He + Rutherford backscattering spectroscopy (RBS). The physical thicknesses of CuON and reduced Cu films were measured by AFM after making stripe patterns by photo-lithography and etching in dilute nitric acid. CuON and Cu films were etched with nitric acid diluted by de-ionized water in a volume ratio l(acid):40(water) or 1 :10, respectively. The resistivities of reduced Cu films were evaluated by a four-point probe ⁇ Miller Design & Equipment FPP-5000).
  • phase of as-deposited Cu oxynitride and reduced films were evaluated by TEM diffraction ⁇ JEOL JEL2010 TEM) using as a substrate a 50 nm thick Si 3 N 4 membrane TEM grid (7ED PELLA, INC, Prod No. 21500-10).
  • the morphology of the CuON depended on deposition temperature.
  • the films were smooth with RMS roughness of ⁇ lnm.
  • the smoothest film was deposited at 16O 0 C, with surface roughness just slightly larger than the roughness of the Si substrate.
  • the surface grain size of CuON was constant at about 20 nm up to a deposition temperature of 18O 0 C.
  • the film still had a smooth surface morphology (RMS roughness 1.04 nm) and fairly small grain size (ca. 40 nm), although some larger particles were observed.
  • RMS roughness 1.04 nm roughness 1.04 nm
  • CuON seed layer can be deposited over the temperature range from about 140° to about 180 0 C, and even higher, with good surface morphology.
  • the atomic percentages of Cu, O and N were compared at 140, 180 and 200 0 C as measured by RBS for films deposited on amorphous carbon substrates.
  • the composition did not change much over that temperature range, indicating that CuON x is a stable phase under these deposition conditions.
  • the morphology of copper compounds such as Cu 2 O and Cu 3 N were more sensitive to deposition temperature.
  • CuON appeared less affected by deposition temperature, so smooth CuON films were obtained over a wide process window to get uniform composition and morphology.

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Organic Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Manufacturing & Machinery (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Inorganic Chemistry (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Chemical Vapour Deposition (AREA)
  • Organic Low-Molecular-Weight Compounds And Preparation Thereof (AREA)
  • Compositions Of Oxide Ceramics (AREA)

Abstract

L'invention porte sur une structure d'interconnexion pour des circuits intégrés qui incorpore une couche de nitrure de cobalt pour faciliter la nucléation, la croissance et l'adhérence de fils de cuivre. Le nitrure de cobalt peut être déposé sur une couche de nitrure ou de carbure de métal réfractaire, telle que du nitrure de tungstène ou du nitrure de tantale, qui sert de barrière de diffusion pour le cuivre et qui augmente également l'adhérence entre le nitrure de cobalt et l'isolant sous-jacent. Le nitrure de cobalt peut être formé par dépôt en phase vapeur par procédé chimique à partir d'un nouveau précurseur amidinate de cobalt. Les couches de cuivre déposées sur le nitrure de cobalt présentent une conductivité électrique élevée et peuvent servir de couches d'ensemencement pour le dépôt électrochimique de conducteurs en cuivre pour la microélectronique.
EP08870410.1A 2007-04-09 2008-04-09 Couches de nitrure de cobalt pour des interconnexions de cuivre et leurs procédés de formation Not-in-force EP2142682B1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP14195851.2A EP2857549A3 (fr) 2007-04-09 2008-04-09 Dépot chimique en phase vapeur de films minces en utilisant des precurseurs d' amidinates métalliques

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US92248507P 2007-04-09 2007-04-09
US99802307P 2007-10-05 2007-10-05
PCT/US2008/059797 WO2009088522A2 (fr) 2007-04-09 2008-04-09 Couches de nitrure de cobalt pour des interconnexions de cuivre et leurs procédés de formation

Related Child Applications (1)

Application Number Title Priority Date Filing Date
EP14195851.2A Division EP2857549A3 (fr) 2007-04-09 2008-04-09 Dépot chimique en phase vapeur de films minces en utilisant des precurseurs d' amidinates métalliques

Publications (3)

Publication Number Publication Date
EP2142682A2 true EP2142682A2 (fr) 2010-01-13
EP2142682A4 EP2142682A4 (fr) 2011-11-09
EP2142682B1 EP2142682B1 (fr) 2014-12-03

Family

ID=39853974

Family Applications (2)

Application Number Title Priority Date Filing Date
EP08870410.1A Not-in-force EP2142682B1 (fr) 2007-04-09 2008-04-09 Couches de nitrure de cobalt pour des interconnexions de cuivre et leurs procédés de formation
EP14195851.2A Withdrawn EP2857549A3 (fr) 2007-04-09 2008-04-09 Dépot chimique en phase vapeur de films minces en utilisant des precurseurs d' amidinates métalliques

Family Applications After (1)

Application Number Title Priority Date Filing Date
EP14195851.2A Withdrawn EP2857549A3 (fr) 2007-04-09 2008-04-09 Dépot chimique en phase vapeur de films minces en utilisant des precurseurs d' amidinates métalliques

Country Status (8)

Country Link
US (2) US7973189B2 (fr)
EP (2) EP2142682B1 (fr)
JP (3) JP5571547B2 (fr)
KR (2) KR101629965B1 (fr)
CN (2) CN103151335B (fr)
AU (1) AU2008347088A1 (fr)
TW (1) TWI480977B (fr)
WO (1) WO2009088522A2 (fr)

Families Citing this family (74)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1909320A1 (fr) * 2006-10-05 2008-04-09 ST Microelectronics Crolles 2 SAS Barrière de diffusion du cuivre
JP2009529579A (ja) 2006-03-10 2009-08-20 アドバンスド テクノロジー マテリアルズ,インコーポレイテッド チタネート、ランタネート及びタンタレート誘電体の膜の原子層堆積及び化学蒸着のための前駆体組成物
SG171683A1 (en) 2006-05-12 2011-06-29 Advanced Tech Materials Low temperature deposition of phase change memory materials
US20090208637A1 (en) * 2006-06-15 2009-08-20 Advanced Technology Materials, Inc. Cobalt precursors useful for forming cobalt-containing films on substrates
EP2511280A1 (fr) * 2006-11-02 2012-10-17 Advanced Technology Materials, Inc. Complexes amidinate de germanium utiles pour CVD/ALD de films minces métalliques
EP2142682B1 (fr) * 2007-04-09 2014-12-03 President and Fellows of Harvard College Couches de nitrure de cobalt pour des interconnexions de cuivre et leurs procédés de formation
US20100112211A1 (en) * 2007-04-12 2010-05-06 Advanced Technology Materials, Inc. Zirconium, hafnium, titanium, and silicon precursors for ald/cvd
US20100209610A1 (en) * 2007-07-16 2010-08-19 Advanced Technology Materials, Inc. Group iv complexes as cvd and ald precursors for forming metal-containing thin films
US20090087561A1 (en) * 2007-09-28 2009-04-02 Advanced Technology Materials, Inc. Metal and metalloid silylamides, ketimates, tetraalkylguanidinates and dianionic guanidinates useful for cvd/ald of thin films
KR101458953B1 (ko) 2007-10-11 2014-11-07 삼성전자주식회사 Ge(Ⅱ)소오스를 사용한 상변화 물질막 형성 방법 및상변화 메모리 소자 제조 방법
US8834968B2 (en) 2007-10-11 2014-09-16 Samsung Electronics Co., Ltd. Method of forming phase change material layer using Ge(II) source, and method of fabricating phase change memory device
SG152203A1 (en) * 2007-10-31 2009-05-29 Advanced Tech Materials Amorphous ge/te deposition process
US20100279011A1 (en) * 2007-10-31 2010-11-04 Advanced Technology Materials, Inc. Novel bismuth precursors for cvd/ald of thin films
US20090215225A1 (en) 2008-02-24 2009-08-27 Advanced Technology Materials, Inc. Tellurium compounds useful for deposition of tellurium containing materials
US7932176B2 (en) * 2008-03-21 2011-04-26 President And Fellows Of Harvard College Self-aligned barrier layers for interconnects
US8105937B2 (en) * 2008-08-13 2012-01-31 International Business Machines Corporation Conformal adhesion promoter liner for metal interconnects
US7727883B2 (en) * 2008-09-30 2010-06-01 Tokyo Electron Limited Method of forming a diffusion barrier and adhesion layer for an interconnect structure
US8058728B2 (en) * 2008-09-30 2011-11-15 Tokyo Electron Limited Diffusion barrier and adhesion layer for an interconnect structure
WO2010065874A2 (fr) 2008-12-05 2010-06-10 Atmi Dispositifs de mémoire à base de tellurure de germanium contenant de l'azote à haute concentration et procédés de fabrication
JP2010209425A (ja) * 2009-03-11 2010-09-24 Tokyo Electron Ltd Cu膜の成膜方法および記憶媒体
JP2012520943A (ja) * 2009-03-17 2012-09-10 アドバンスド テクノロジー マテリアルズ,インコーポレイテッド ルテニウムを補助金属種と共に堆積させるための方法及び組成物
US8653664B2 (en) * 2009-07-08 2014-02-18 Taiwan Semiconductor Manufacturing Company, Ltd. Barrier layers for copper interconnect
KR20120042971A (ko) 2009-07-14 2012-05-03 레르 리키드 쏘시에떼 아노님 뿌르 레?드 에렉스뿔라따시옹 데 프로세데 조르즈 클로드 고온에서의 ⅳ족 금속 함유 막의 퇴적
TW201125028A (en) 2009-09-02 2011-07-16 Ulvac Inc Method for forming co film and method for forming cu wiring film
JP5593320B2 (ja) * 2009-09-02 2014-09-24 株式会社アルバック Co膜の形成方法
JP5225957B2 (ja) * 2009-09-17 2013-07-03 東京エレクトロン株式会社 成膜方法および記憶媒体
WO2011040385A1 (fr) * 2009-09-29 2011-04-07 東京エレクトロン株式会社 PROCÉDÉ DE FABRICATION D'UN FILM DE NICKEL (Ni)
CN105304479B (zh) * 2009-10-23 2018-06-01 哈佛大学校长及研究员协会 用于互连的自对准阻挡层和封盖层
US8653663B2 (en) * 2009-10-29 2014-02-18 Taiwan Semiconductor Manufacturing Company, Ltd. Barrier layer for copper interconnect
US20110124182A1 (en) * 2009-11-20 2011-05-26 Advanced Techology Materials, Inc. System for the delivery of germanium-based precursor
US9012876B2 (en) 2010-03-26 2015-04-21 Entegris, Inc. Germanium antimony telluride materials and devices incorporating same
US8361900B2 (en) 2010-04-16 2013-01-29 Taiwan Semiconductor Manufacturing Company, Ltd. Barrier layer for copper interconnect
US9190609B2 (en) 2010-05-21 2015-11-17 Entegris, Inc. Germanium antimony telluride materials and devices incorporating same
US9177917B2 (en) * 2010-08-20 2015-11-03 Micron Technology, Inc. Semiconductor constructions
KR101924656B1 (ko) 2010-11-02 2018-12-03 우베 고산 가부시키가이샤 (아미드아미노알칸) 금속 화합물, 및 당해 금속 화합물을 사용한 금속 함유 박막의 제조 방법
US9790378B2 (en) 2010-12-23 2017-10-17 President And Fellows Of Harvard College Vapor source using solutions of precursors in terpenes
US8525232B2 (en) 2011-08-10 2013-09-03 International Business Machines Corporation Semiconductor structure having a wetting layer
US9269652B2 (en) * 2011-12-22 2016-02-23 Intel Corporation Chemically altered carbosilanes for pore sealing applications
JP5919882B2 (ja) * 2012-02-27 2016-05-18 宇部興産株式会社 コバルト化合物の混合物、及び当該コバルト化合物の混合物を用いたコバルト含有薄膜の製造方法
US8916483B2 (en) * 2012-03-09 2014-12-23 Soitec Methods of forming semiconductor structures including III-V semiconductor material using substrates comprising molybdenum
JP5842687B2 (ja) * 2012-03-15 2016-01-13 宇部興産株式会社 コバルト膜形成用原料及び当該原料を用いたコバルト含有薄膜の製造方法
US9048294B2 (en) 2012-04-13 2015-06-02 Applied Materials, Inc. Methods for depositing manganese and manganese nitrides
US9076661B2 (en) * 2012-04-13 2015-07-07 Applied Materials, Inc. Methods for manganese nitride integration
US9443736B2 (en) 2012-05-25 2016-09-13 Entegris, Inc. Silylene compositions and methods of use thereof
WO2013191065A1 (fr) * 2012-06-18 2013-12-27 東京エレクトロン株式会社 Procédé de formation d'un film contenant du manganèse
US9640757B2 (en) 2012-10-30 2017-05-02 Entegris, Inc. Double self-aligned phase change memory device structure
US9514983B2 (en) * 2012-12-28 2016-12-06 Intel Corporation Cobalt based interconnects and methods of fabrication thereof
US20140206190A1 (en) * 2013-01-23 2014-07-24 International Business Machines Corporation Silicide Formation in High-Aspect Ratio Structures
US9029258B2 (en) * 2013-02-05 2015-05-12 Lam Research Corporation Through silicon via metallization
WO2014124056A1 (fr) 2013-02-08 2014-08-14 Advanced Technology Materials, Inc. Processus de dépôt de couche atomique (ald) pour films de bitao à faible courant de fuite et à faible épaisseur équivalente oxyde
TWI609095B (zh) * 2013-05-30 2017-12-21 應用材料股份有限公司 用於氮化錳整合之方法
US9685347B2 (en) * 2013-11-04 2017-06-20 Infineon Technologies Ag Semiconductor device and method for producing the same
US9595469B2 (en) * 2013-11-04 2017-03-14 Infineon Technologies Ag Semiconductor device and method for producing the same
US9997457B2 (en) 2013-12-20 2018-06-12 Intel Corporation Cobalt based interconnects and methods of fabrication thereof
US9240374B2 (en) * 2013-12-30 2016-01-19 Globalfoundries Singapore Pte. Ltd. Semiconductor device and method of forming thereof
JP6227440B2 (ja) * 2014-02-24 2017-11-08 東京エレクトロン株式会社 凹部にコバルトを供給する方法
TWI656232B (zh) * 2014-08-14 2019-04-11 法商液態空氣喬治斯克勞帝方法研究開發股份有限公司 鉬組成物及其用於形成氧化鉬膜之用途
FR3025396A1 (fr) * 2014-09-02 2016-03-04 St Microelectronics Tours Sas Procede de fabrication d'un element de connexion electrique
US9466563B2 (en) 2014-12-01 2016-10-11 Stmicroelectronics, Inc. Interconnect structure for an integrated circuit and method of fabricating an interconnect structure
US9719167B2 (en) 2015-12-31 2017-08-01 L'Air Liquide, Société Anonyme pour l'Etude et l'Exploitation des Procédés Georges Claude Cobalt-containing film forming compositions, their synthesis, and use in film deposition
US10347825B2 (en) 2017-02-17 2019-07-09 International Business Machines Corporation Selective deposition and nitridization of bottom electrode metal for MRAM applications
US20180340255A1 (en) * 2017-05-26 2018-11-29 Applied Materials, Inc. Cobalt Oxide Film Deposition
US10731250B2 (en) * 2017-06-06 2020-08-04 Lam Research Corporation Depositing ruthenium layers in interconnect metallization
CN107195582B (zh) * 2017-07-03 2019-04-12 北方工业大学 一种扩散阻挡层制备方法及铜互连结构
CN107469853B (zh) * 2017-08-23 2019-11-29 中国科学技术大学先进技术研究院 一种Co4N纳米片及其制备方法和应用
CN107768348B (zh) * 2017-09-25 2019-07-12 江苏时恒电子科技有限公司 一种用于铜互联的导电阻挡层材料及其制备方法
KR102376508B1 (ko) * 2017-11-16 2022-03-18 삼성전자주식회사 집적회로 장치 및 그 제조 방법
US10658315B2 (en) 2018-03-27 2020-05-19 Taiwan Semiconductor Manufacturing Co., Ltd. Redistribution layer metallic structure and method
TW202021046A (zh) * 2018-09-14 2020-06-01 美商應用材料股份有限公司 形成具有嵌入式阻障層的穿孔之方法
CN110970350A (zh) * 2018-09-28 2020-04-07 长鑫存储技术有限公司 包含α-Ta层的扩散阻挡层的制备方法以及复合扩散阻挡层
CN109504950A (zh) * 2019-01-16 2019-03-22 江南大学 一种原子层沉积法制备FexN薄膜的方法
CN113130384A (zh) * 2020-01-16 2021-07-16 中芯国际集成电路制造(天津)有限公司 半导体结构的形成方法
US11817389B2 (en) 2020-03-24 2023-11-14 International Business Machines Corporation Multi-metal interconnects for semiconductor device structures
TWI832407B (zh) * 2022-09-01 2024-02-11 財團法人金屬工業研究發展中心 電漿輔助退火系統及其退火方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020134684A1 (en) * 2000-10-25 2002-09-26 Shipley Company, L.L.C. Seed layer processes
US20050130417A1 (en) * 2003-12-16 2005-06-16 Korea Advanced Institute Of Science And Technology Method for fabricating epitaxial cobalt-disilicide layers using cobalt-nitride thin film

Family Cites Families (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH068497B2 (ja) * 1989-03-24 1994-02-02 株式会社ライムズ 立方晶コバルト薄膜の形成方法
GB9315975D0 (en) 1993-08-02 1993-09-15 Ass Octel Organometallic complexes of gallium and indium
JPH09232435A (ja) * 1996-02-22 1997-09-05 Oki Electric Ind Co Ltd 半導体集積回路
US6133139A (en) * 1997-10-08 2000-10-17 International Business Machines Corporation Self-aligned composite insulator with sub-half-micron multilevel high density electrical interconnections and process thereof
JP3686248B2 (ja) * 1998-01-26 2005-08-24 株式会社日立製作所 半導体集積回路装置およびその製造方法
JPH11354637A (ja) * 1998-06-11 1999-12-24 Oki Electric Ind Co Ltd 配線の接続構造及び配線の接続部の形成方法
US6500750B1 (en) * 1999-04-05 2002-12-31 Motorola, Inc. Semiconductor device and method of formation
US6203613B1 (en) * 1999-10-19 2001-03-20 International Business Machines Corporation Atomic layer deposition with nitrate containing precursors
US6569699B1 (en) * 2000-02-01 2003-05-27 Chartered Semiconductor Manufacturing Ltd. Two layer mirror for LCD-on-silicon products and method of fabrication thereof
US6479902B1 (en) * 2000-06-29 2002-11-12 Advanced Micro Devices, Inc. Semiconductor catalytic layer and atomic layer deposition thereof
JP2002043418A (ja) * 2000-07-24 2002-02-08 Nec Corp 半導体装置およびその製造方法
JP4052623B2 (ja) * 2001-03-15 2008-02-27 株式会社東芝 半導体装置の製造方法
WO2004000779A1 (fr) 2002-06-20 2003-12-31 Sankio Chemical Co., Ltd. Procede pour produire des derives d'ester phenyloxocarboxylique
US7560581B2 (en) 2002-07-12 2009-07-14 President And Fellows Of Harvard College Vapor deposition of tungsten nitride
EP1563117B1 (fr) * 2002-11-15 2010-01-06 President And Fellows Of Harvard College Depot de couches atomiques a l'aide d'amidinates metalliques
US6962873B1 (en) * 2002-12-10 2005-11-08 Novellus Systems, Inc. Nitridation of electrolessly deposited cobalt
US20040215030A1 (en) * 2003-04-22 2004-10-28 Norman John Anthony Thomas Precursors for metal containing films
EP2460586A3 (fr) * 2003-08-14 2012-11-14 Monsanto Technology LLC Procédé d'oxydation de l'acide N-(phosphonométhyl)iminodiacétique ou de son sel
US7166732B2 (en) * 2004-06-16 2007-01-23 Advanced Technology Materials, Inc. Copper (I) compounds useful as deposition precursors of copper thin films
JP4639686B2 (ja) * 2004-07-27 2011-02-23 Jsr株式会社 化学気相成長材料及び化学気相成長方法
US7193327B2 (en) * 2005-01-25 2007-03-20 Taiwan Semiconductor Manufacturing Company, Ltd. Barrier structure for semiconductor devices
US20060240187A1 (en) * 2005-01-27 2006-10-26 Applied Materials, Inc. Deposition of an intermediate catalytic layer on a barrier layer for copper metallization
US7816550B2 (en) * 2005-02-10 2010-10-19 Praxair Technology, Inc. Processes for the production of organometallic compounds
JP2006303062A (ja) * 2005-04-19 2006-11-02 Sony Corp 半導体装置の製造方法
EP1921061B1 (fr) * 2005-08-04 2011-10-19 Tosoh Corporation Compose contenant du metal, procede de fabrication associe et procede de realisation d'une fine pellicule contenant du metal
TW200746268A (en) * 2006-04-11 2007-12-16 Applied Materials Inc Process for forming cobalt-containing materials
US8022552B2 (en) * 2006-06-27 2011-09-20 Megica Corporation Integrated circuit and method for fabricating the same
WO2008002546A1 (fr) * 2006-06-28 2008-01-03 President And Fellows Of Harvard College Composés de tétra-amidinate de métal (iv) et leur utilisation dans le dépôt en phase vapeur
EP2142682B1 (fr) * 2007-04-09 2014-12-03 President and Fellows of Harvard College Couches de nitrure de cobalt pour des interconnexions de cuivre et leurs procédés de formation
TWI398541B (zh) * 2007-06-05 2013-06-11 羅門哈斯電子材料有限公司 有機金屬化合物
US8058728B2 (en) * 2008-09-30 2011-11-15 Tokyo Electron Limited Diffusion barrier and adhesion layer for an interconnect structure
JP5326558B2 (ja) * 2008-12-26 2013-10-30 富士通セミコンダクター株式会社 半導体装置の製造方法

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020134684A1 (en) * 2000-10-25 2002-09-26 Shipley Company, L.L.C. Seed layer processes
US20050130417A1 (en) * 2003-12-16 2005-06-16 Korea Advanced Institute Of Science And Technology Method for fabricating epitaxial cobalt-disilicide layers using cobalt-nitride thin film

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of WO2009088522A2 *

Also Published As

Publication number Publication date
US20080254232A1 (en) 2008-10-16
JP5571547B2 (ja) 2014-08-13
CN103151335A (zh) 2013-06-12
US8461684B2 (en) 2013-06-11
JP6009419B2 (ja) 2016-10-19
KR20160030583A (ko) 2016-03-18
WO2009088522A3 (fr) 2009-12-30
CN103151335B (zh) 2016-09-28
EP2857549A2 (fr) 2015-04-08
KR20100016311A (ko) 2010-02-12
CN101687896A (zh) 2010-03-31
AU2008347088A1 (en) 2009-07-16
JP2010524264A (ja) 2010-07-15
CN101687896B (zh) 2013-03-27
TW200903718A (en) 2009-01-16
EP2142682A4 (fr) 2011-11-09
JP2013239745A (ja) 2013-11-28
EP2142682B1 (fr) 2014-12-03
KR101629965B1 (ko) 2016-06-13
US7973189B2 (en) 2011-07-05
TWI480977B (zh) 2015-04-11
WO2009088522A2 (fr) 2009-07-16
US20110233780A1 (en) 2011-09-29
KR101797880B1 (ko) 2017-11-15
JP2014179635A (ja) 2014-09-25
JP5890463B2 (ja) 2016-03-22
EP2857549A3 (fr) 2015-07-15

Similar Documents

Publication Publication Date Title
EP2142682B1 (fr) Couches de nitrure de cobalt pour des interconnexions de cuivre et leurs procédés de formation
AU2010310750B2 (en) Self-aligned barrier and capping layers for interconnects
US7034169B1 (en) Volatile metal β-ketoiminate complexes
US8283485B2 (en) Process for selectively depositing copper thin films on substrates with copper and ruthenium areas via vapor deposition
CN101345210A (zh) 通过气相沉积形成连续铜薄膜的方法
EP1792907A1 (fr) Complexes volatils de métaux à base de ketoimine
CN1800190A (zh) 挥发性金属β-酮亚胺盐配合物
AU2013204566A1 (en) Self-aligned barrier and capping layers for interconnects

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20091026

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR

R17D Deferred search report published (corrected)

Effective date: 20091230

DAX Request for extension of the european patent (deleted)
A4 Supplementary search report drawn up and despatched

Effective date: 20111012

RIC1 Information provided on ipc code assigned before grant

Ipc: C07C 211/65 20060101ALI20111006BHEP

Ipc: C23C 16/18 20060101AFI20111006BHEP

Ipc: C23C 16/34 20060101ALI20111006BHEP

Ipc: C23C 16/04 20060101ALI20111006BHEP

Ipc: H01L 23/532 20060101ALI20111006BHEP

Ipc: C23C 16/455 20060101ALI20111006BHEP

Ipc: H01L 21/768 20060101ALI20111006BHEP

Ipc: H01L 21/285 20060101ALI20111006BHEP

17Q First examination report despatched

Effective date: 20130222

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

INTG Intention to grant announced

Effective date: 20140620

RIN1 Information on inventor provided before grant (corrected)

Inventor name: KIM, HOON

Inventor name: BHANDARI, HARISH

Inventor name: GORDON, ROY GERALD

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MT NL NO PL PT RO SE SI SK TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

Ref country code: AT

Ref legal event code: REF

Ref document number: 699434

Country of ref document: AT

Kind code of ref document: T

Effective date: 20141215

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602008035737

Country of ref document: DE

Effective date: 20150115

REG Reference to a national code

Ref country code: NL

Ref legal event code: VDEP

Effective date: 20141203

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 699434

Country of ref document: AT

Kind code of ref document: T

Effective date: 20141203

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141203

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141203

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141203

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150303

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141203

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141203

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141203

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141203

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150304

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141203

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141203

RIN2 Information on inventor provided after grant (corrected)

Inventor name: GORDON, ROY GERALD

Inventor name: KIM, HOON

Inventor name: BHANDARI, HARISH

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141203

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141203

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150403

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141203

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141203

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150403

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141203

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602008035737

Country of ref document: DE

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141203

26N No opposition filed

Effective date: 20150904

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20150409

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141203

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141203

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150430

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150430

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141203

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 9

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150409

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141203

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141203

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 10

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141203

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20080409

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20141203

REG Reference to a national code

Ref country code: FR

Ref legal event code: PLFP

Year of fee payment: 11

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20190429

Year of fee payment: 12

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20190425

Year of fee payment: 12

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20190429

Year of fee payment: 12

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 602008035737

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20201103

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200430

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20200409

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200409