EP0580089A1 - Empfänger für optische Signale, mit einem eine Korrektur der Offset-Gleichspannung versorgenden Vorverstärker und einem Zweimoden-Transimpedanz-Verstärker - Google Patents

Empfänger für optische Signale, mit einem eine Korrektur der Offset-Gleichspannung versorgenden Vorverstärker und einem Zweimoden-Transimpedanz-Verstärker Download PDF

Info

Publication number
EP0580089A1
EP0580089A1 EP93111447A EP93111447A EP0580089A1 EP 0580089 A1 EP0580089 A1 EP 0580089A1 EP 93111447 A EP93111447 A EP 93111447A EP 93111447 A EP93111447 A EP 93111447A EP 0580089 A1 EP0580089 A1 EP 0580089A1
Authority
EP
European Patent Office
Prior art keywords
emitter
amplifier
coupled
differential
transistor pair
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP93111447A
Other languages
English (en)
French (fr)
Inventor
Takeshi Nagahori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of EP0580089A1 publication Critical patent/EP0580089A1/de
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
    • H04B10/60—Receivers
    • H04B10/66—Non-coherent receivers, e.g. using direct detection
    • H04B10/69—Electrical arrangements in the receiver
    • H04B10/695—Arrangements for optimizing the decision element in the receiver, e.g. by using automatic threshold control
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
    • H04B10/60—Receivers
    • H04B10/66—Non-coherent receivers, e.g. using direct detection
    • H04B10/69—Electrical arrangements in the receiver
    • H04B10/693—Arrangements for optimizing the preamplifier in the receiver
    • H04B10/6933—Offset control of the differential preamplifier
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/06—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
    • H04L25/061—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection providing hard decisions only; arrangements for tracking or suppressing unwanted low frequency components, e.g. removal of dc offset
    • H04L25/063—Setting decision thresholds using feedback techniques only

Definitions

  • the present invention relates generally to digital data receivers and more specifically to a receiver for receiving digital data, particularly for optical digital signals.
  • an optical detector delivers a current output proportional to the optical power input received by the detector. This current is converted to a voltage by a current-to-voltage converter or transimpedance amplifier, and delivered to one input of a decision circuit where an intermediate voltage is referenced to convert the analog input signal to a digital output signal at one of discrete values depending on whether the input is above or below the reference voltage, or decision threshold.
  • the dc level of the transimpedance amplifier output should match the logic threshold of the decision circuit so that the amplifier output swings symmetrically above and below the reference voltage depending on the presence or absence of an optical input.
  • the corresponding voltage swing at the amplifier output will be small and the decision circuit may be unable to detect logic transition.
  • the reference voltage is chosen such that logic transition is detectable, pulse-width distortion will result if the reference voltage is not centered at one-half of the sum of the minimum and maximum excursions of the input signal.
  • the reference voltage must also change to minimize pulse-width distortion.
  • U. S. Patent 5,025,456, Y. Ota et al. discloses an adaptive circuit technique for a burst-mode optical receiver that measures the amplitude of an incoming signal and sets the proper reference level during the period of a burst.
  • the adaptive circuit includes a differential amplifier having a first input for receiving a data input signal and a second input for receiving a reference signal.
  • a peak detector is connected to the output of the differential amplifier via a feedback resistor for generating the reference signal such that the amplifier has a first gain value and a first bandwidth when the data input signal is less than its peak amplitude or during the absence of the data input signal and has a second gain value approximately equal to twice the first gain value and a second bandwidth approximately one-half the first bandwidth for a predetermined time after the peak amplitude of the data input signal is reached.
  • the modes of operation in which the amplifier has the first and second gain values are called a "cold" mode and a "warm” mode, respectively.
  • the thermal noise generated by the feedback resistor is important that the feedback resistor be chosen to have as large a resistance value as the bandwidth would permit.
  • the minimum amplitude of an optical data input signal that can be detected is determined by the difference between the reference voltage and the amplifier output that is generated in response to a series of relatively low-level data input signals. This voltage difference determines the feedback resistor for the cold mode. However, this voltage difference is be determined only in a range where a sufficient margin is allowed for the noise.
  • the resistance of the feedback resistor for the warm mode can be chosen in a range which the bandwidth of the warm mode permits.
  • the feedback resistor is limited to one half of its optimum resistance value of the warm mode if it is optimized for the cold mode.
  • the output of the peak detector would decay due to spontaneous discharge during the period of the subsequent low-amplitude pulse sequence and the transimpedance amplifier switches from a "warm" mode to a "cold” mode. Therefore, the transimpedance amplifier is not quickly adaptive to varying input levels, failing to adjust its decision threshold prior to the arrival of the subsequent low-amplitude pulse sequence and resulting in decision errors. This required that successive pulse sequences be spaced a sufficient amount of time interval, or guard time.
  • a further aspect of interest is the limitations imposed on design freedom because of the necessity to simultaneously meet the requirement of a low-noise differential amplifier and the requirement of a high-speed peak detector that can operate with a sufficient phase margin to prevent voltage-follower oscillation, while both differential amplifier and peak detector have operating characteristics which are substantially matched to each other.
  • Another object of this invention is to provide a digital data receiver which permits optimum design in terms of thermal noise for different modes of transimpedance amplifier operation.
  • a further object of this invention is to provide a digital data receiver which allows reception of successive pulse sequences of different amplitudes with a minimum of decision errors.
  • a still further object of this invention is to provide a digital data receiver which permits freedom for optimum design for a differential amplifier and a peak detector.
  • a still further object of this invention is to provide a digital data receiver which operates in a wide range of temperatures and operating voltages.
  • a digital data receiver comprising a differential pre-amplifier for receiving a digital data input signal and a correction signal and producing therefrom a data output signal, a dc offset cancelling circuit responsive to the data output signal from the differential pre-amplifier for generating the correction signal to cause the differential pre-amplifier to cancel dc offset which may be contained in the digital data input signal, a differential post-amplifier having a first input for receiving the data output signal from the differential pre-amplifier, a second input for receiving a reference signal, and a data output, and a peak detector responsive to an output signal from the data output of the differential post-amplifier for detecting a peak amplitude thereof and for generating the reference signal such that the differential post-amplifier has a first gain value during the time the data input signal is absent or less than its peak amplitude, and has a second gain value approximately equal to twice the first gain value for a predetermined time after the peak amplitude of the data input
  • the differential pre-amplifier has a first input for receiving the digital data input signal from optical detector means and a second input, and wherein the correction signal is applied to the first and second inputs of the differential pre-amplifier in a complementary amplitude relationship to each other, further comprising a capacitance element connected to the second input of the differential pre-amplifier, the capacitance element and the optical detector means having an equal capacitance value.
  • the digital data receiver comprises a first emitter-coupled transistor pair having a first transistor for operating on the data output signal from the pre-amplifier and a second transistor for operating on the reference signal, a first Darlington-coupled, emitter-follower transistor pair coupled to respond to an output of the first transistor of the first emitter-coupled transistor pair for coupling an amplified output through a first feedback resistor to the first transistor of the first emitter-coupled transistor pair, a second Darlington-coupled, emitter-follower transistor pair coupled to respond to an output of the second transistor of the first emitter-coupled transistor pair.
  • the peak detector comprises a peak hold capacitor, a second emitter-coupled transistor pair having a first transistor connected to respond to a voltage developed in the peak hold capacitor, and a second transistor connected to respond to an output of the second Darlington-coupled, emitter-follower transistor pair, a current switching transistor connected to respond to an output of the second Darlington-coupled, emitter-follower transistor pair for charging the peak hold capacitor, and a buffer transistor for coupling the voltage developed in the peak hold capacitor through a second feedback resistor to the second transistor of the first emitter-coupled transistor pair as the reference signal.
  • the first and second emitter-coupled transistor pairs have dc operating points which are matched to each other.
  • the buffer transistor, one of the transistors of the Darlington-coupled, emitter-follower transistor pair and one of the transistors of the second Darlington-coupled, emitter-follower transistor pair have operating characteristics which are matched to each other.
  • the digital data receiver further comprises first and second emitter feedback resistors connected respectively to the first and second transistors of the first emitter-coupled transistor pair, a variable resistor connected to the first emitter-coupled transistor pair for matching the dc operating point of the first emitter-coupled transistor pair to the dc operating point of the second emitter-coupled transistor pair, and third and fourth emitter feedback resistors connected respectively to the first and second transistors of the second emitter-coupled transistor pair.
  • the data receiver further includes first and second load resistors connected respectively to the first and second transistors of the first emitter-coupled transistor pair, wherein the variable resistor is connected in series with the first and second load resistors.
  • the digital data receiver further comprises a reset circuit for producing a reset pulse following a transition of an output pulse of the second emitter-coupled transistor pair, the reset pulse being delayed by a predetermined time with respect to the transition, and a discharging circuit for discharging the peak hold capacitor in response to the reset pulse.
  • the dc offset cancelling circuit comprises a low-level detector for producing a low-level signal representative of a minimum level of the digital data input signal during the time the data input signal is absent or less than its peak amplitude, and a comparator circuit for comparing the low-level signal with a reference voltage to detect a difference therebetween and producing therefrom the correction signal.
  • the comparator circuit is of a differential-input and differential-output configuration for generating a pair of complementarily variable signals as the correction signal.
  • the low-level detector comprises a differential input-differential output booster amplifier connected to the outputs of the differential pre-amplifier, a peak detector connected to one of the differential outputs of the booster amplifier, a buffer amplifier, and a circuit that couples the peak detector to one of the differential outputs of the booster amplifier and couples the buffer amplifier to the other differential output of the booster amplifier for generating the reference voltage, so that the buffer amplifier and the peak detector have dc operating characteristics which are matched to each other and the reference voltage is substantially equal to an output voltage generated by the booster amplifier when a difference between input voltages of the booster amplifier is substantially zero.
  • the receiver generally comprises preamplifier stage 40 and a transimpedance stage 50 .
  • the preamplifier stage 40 comprises a gain-controlled preamplifier 10 having an input terminal and a pair of differential output terminals.
  • the input terminal of the gain-controlled preamplifier 10 is connected to receive an optical data input signal from a photodiode 30 to produce a pair of amplified output signals of complementary values which are coupled to a waveform equalizer 11 .
  • the outputs of equalizer 11 are applied to a buffer 12 where the voltage inputs from the equalizer are converted to currents.
  • the outputs of buffer 12 are coupled to a transimpedance amplifier 50 which comprises a differential amplifier 1 having a pair of differential input terminals connected to the outputs of buffer 12 and a pair of differential output terminals.
  • a peak detector 2 and a feedback resistor 4 are connected between the positive output terminal of amplifier 20 and the negative input of this amplifier, and a second feedback resistor 3 is connected between the negative output and positive input terminals of the amplifier.
  • the outputs of the differential amplifier 1 are applied to a decision circuit 60 .
  • the outputs of preamplifier 10 are further applied to a low-level detector 21 where a low-level signal is detected and supplied to a difference detector, or comparator 23 in which it is compared with a reference voltage supplied from a reference voltage source 22 to detect the difference between them.
  • Comparator 23 adaptively controls the offset of the preamplifier 10 via an offset adjust resistor network 24 to cancel the dc drift which may be present in the input data signal. As will be described in detail later, the difference between the reference level and the output of the preamplifier during a series of low-level inputs is kept constant and erroneous threshold decision can be avoided.
  • the differential amplifier 1 is comprised of an emitter-coupled differential amplifier 110 formed by transistors 111 , 112 ; a first emitter-follower Darlington-coupled level shifter 130 formed by transistors 115 , 116 ; a second emitter-follower Darlington-coupled level shifter 140 formed by transistors 117 , 118 ; and current sources 150 ⁇ 152 for differential amplifier 110 , and level shifters 140 and 130 , respectively.
  • Transistors 111 and 112 have their bases coupled respectively through input terminals 131 , 132 to the outputs of buffer 12 to which feedback resistors 3 and 4 are connected, and level shifters 140 and 130 are connected to the collector of transistors 111 and 114 , respectively.
  • Resistors 160 ⁇ 162 are bias current resistors for current sources 150 ⁇ 152 , respectively, and a variable resistor 185 is an offset adjusting resistor having a resistance value variable from zero to a few hundred ohms.
  • Resistors 113A , 114A are the emitter negative feedback resistors for transistors 111 , 112 and resistors 113B , 114B are the load resistors of these transistors.
  • the emitter of transistor 116 is connected through an output terminal 133 to one input of the decision circuit and the emitter of transistor 118 is connected through an output terminal 134 to the other input of the decision circuit and further connected by the feedback resistor 3 to the input terminal 131 to which the base of transistor 111 is connected.
  • Peak detector 2 is composed of an emitter-coupled differential amplifier 120 formed by transistors 121 , 122 ; a current switching transistor 125 having its base coupled to the positive output of the emitter-coupled differential amplifier 120 and its emitter coupled to a peak-hold capacitor 129 , and a transistor 126 which serves as a buffer amplifier; current sources 153 and 154 for amplifier 120 and transistor 126 , respectively.
  • Resistors 163 and 164 are bias current resistors for current sources 153 and 154 , respectively.
  • the transistor 126 has its bate coupled to the emitter of the current switching transistor 125 and its emitter coupled to the base of transistor 122 which is the negative input of the emitter-coupled differential amplifier 120 .
  • Resistors 123A , 124A are the emitter negative feedback resistors of transistors 121 , 122 and resistors 123B , 124B are the load resistors of these transistors.
  • the base of transistor 121 is coupled to the emitter of transistor 116 which leads to the output terminal 133
  • the emitter of transistor 126 is connected to the base of transistor 122 and further connected by feedback resistor 4 to the input terminal 132 to which base of transistor 112 is connected.
  • Emitter-coupled differential amplifiers 110 and 120 have dc operating characteristics which are matched to each other. Additionally, transistors 116 , 118 and 126 have operating characteristics which are matched to each other, and their bias currents are equal to each other. All transistors 150 ⁇ 154 are biased by voltage supplied from a terminal 136 .
  • the offset adjust resistor 185 is used to precisely match the dc operating point of the differential amplifier 1 to the operating point of the peak detector 2 by making the difference between the outputs of emitter-coupled differential amplifiers 110 and 120 to zero and matching the base-emitter voltages of transistors 116 , 117 and 125 to each other, and matching the base-emitter voltages of transistors 116 , 118 and 126 to each other. Therefore, the difference, or offset voltage of the transimpedance amplifier 50 that appears across the output terminals 133 and 134 is constantly held at substantially zero in a wide temperature and operating voltage ranges.
  • the internal offset voltage ⁇ V of each closed-loop of the transimpedance circuit 50 is reduced to 1/(1 + A) of the offset voltage that occurs during open-loop, (where A is the open loop gain), a fine adjustment of the offset ⁇ V within the feedback loop can result in a precisely controlled decision threshold (reference value).
  • A is the open loop gain
  • the open-loop gain of each feedback loop have a low temperature dependent characteristic. Specifically, this is achieved by the provision of the emitter feedback resistors 113A , 114A , 123A and 124A . Each of these emitter feedback resistors has a much higher resistance value than the emitter resistance of the associated transistor.
  • the ratio of the load resistance at the collector of transistor 111 (112, 121, 122) to its emitter resistor is substantially determined by the resistance ratio of resistor 113B ( 114B , 123B , 124B ) to resistor 113A ( 114A , 123A , 124A ).
  • the dynamic operating range of each of the differential amplifier 1 and the peak detector 2 is increased in this way. Since the temperature-dependent characteristic of these resistors can be ignored, the temperature-dependent characteristic of the open-loop gain of both differential amplifier 1 and the peak detector 2 is negligibly small.
  • the output offset voltage of the transimpedance amplifier remains constant under varying ambient temperature even through the operating points of both differential amplifier 1 and peak detector 2 are adjusted by resistor 185 . Since the maximum value of resistor 185 is several hundred ohms, no current source (of the order of submicro-amperes) is required.
  • the prior art transimpedance amplifier taken as a whole, develops an offset voltage and due to the temperature-dependent characteristic of its differential amplifier, the offset voltage has a large temperature-dependent characteristic. Due to this temperature-dependency of the offset voltage, the sensitivity of the prior art optical receiver will have a power penalty of about 3 dB in a temperature range of -20°C to 80°C according to the journal of Lightwave Technology, Vol. 8, No. 12, page 1900.
  • the peak detector 2 is modified as shown in Fig. 3 to include a reset circuit of active pull-down configuration for high speed resetting of decision threshold.
  • a reset transistor 146 biased by a circuit 145 , is in parallel with the peak hold capacitor 129 for rapidly discharging it in response to a reset signal.
  • Transistor 146 is rendered conductive only when its gate potential exceeds the bias voltage.
  • the negative output of emitter-coupled differential amplifier 120 is applied to the base of a transistor 141 which serves as a buffer stage for a delay line 142 having a delay time ⁇ which is 1/3 to 1/2 of the period of a single bit.
  • An edge detection capacitor 143 coupled to the output of delay line 142 , has the effect of producing a narrow pulse at each of the leading and trailing edges of the output of the delay line and feeding the pulses through an analog switch 144 to the base of transistor 146 .
  • Analog switch 144 is turned on in response to a gate-on pulse supplied through a terminal 137 .
  • the operation of the reset circuit is described with reference to Fig. 4 by assuming that, with the analog switch 144 being turned on, a series of input pulses of relatively high amplitude followed by input pulses of relatively low amplitude, as shown in part (A) of Fig. 4, is applied to the gate of transistor 141 .
  • An inverted waveform of the input pulses is applied to delay line 142 where they are delayed by delay time ⁇ and the edges of the delayed pulses are detected by the differenting capacitor 143 , producing a series of pulses of opposite polarities, as shown in part (B) of Fig. 4, which is superimposed on the bias voltage to the gate of transistor 146 .
  • the resetting transistor 146 is turned on, discharging peak-hold capacitor 129 , in response to only positive-going pulses of the input pulse signal, each of which occurs a delay-time ⁇ after the trailing edge of the corresponding input pulse. Since the amplitude of the reset pulse is proportional to the amplitude of the corresponding input pulse, and hence to the amount of the corresponding charge in the peak-hold capacitor 129 , the latter is able to complete its discharge action within the same interval of time for different pulse amplitudes. Resistor 123B and capacitor 143 determine the amplitude and duration of the reset pulse. In a typical example, the interval between the application of a reset pulse and the end of a discharge is set approximately equal to 2/5 of the bit interval.
  • the output voltage pulse of the peak detector 2 rises from zero to a peak amplitude which is held for the duration of ⁇ and then decays to zero within the bit interval as indicated in part (C) of Fig. 4.
  • the transimpedance amplifier 50 switches from cold mode to warm mode at the instant the input pulse reaches its peak value and begins to perform adaptive threshold control as it decays to zero, and then returns to cold mode within the bit interval, resetting the adaptive threshold control.
  • the decision circuit would correctly interpret the output of the transimpedance amplifier with respect to the decision threshold "d" and produce a sequence of decision output pulses as shown in part (E) of Fig. 4.
  • the adaptive threshold control of this invention can adapt itself to input pulses of very high amplitudes following a sequence of low-amplitude input pulses if there is a guard time of at least one bit interval between the successive pulse sequences.
  • the gate-off pulse may be generated during the period of the pulse sequence and a gate-on pulse is instantly generated following the pulse sequence to reset the peak hold capacitor 129 .
  • Fig. 5 illustrates details of the preamplifier stage 40 of Fig. 1.
  • the preamplifier 10 comprises a double-ended differential amplifier 11 of transimpedance configuration having a resistor 13 coupled between the negative output and the positive input to which the photodiode 30 is connected, and a resistor 14 coupled between the positive output and the negative input.
  • a capacitor 31 having a capacitance matched to the parasitic capacitance of photodiode 30 .
  • the equalizer 21 comprises an equalizer 211 connected to the double-ended outputs of preamplifier 10 to remove ripple components, a double-ended differential booster amplifier 212 connected to the equalizer, a differential input-single ended amplifier 213 , and a peak detector 210 .
  • the amplifier 213 is an emitter-coupled transistor pair formed by transistors 220 , 221 with their emitters connected through feedback resistors 222 , 223 to the collector of a transistor 214 whose emitted is grounded and their collectors connected through load resistors 215 , 216 to the voltage source V EE .
  • the emitter-coupled transistor pair 213 is in shunt with a constant-current circuit formed by a transistor 217 of diode configuration, and resistors 218 and 219 , with the gates of transistors 214 and 217 being connected together.
  • Transistors 214 and 217 have operating characteristics which are matched to each other, and resistor 215 has twice the value of resistor 219 .
  • the reference voltage source 22 is a voltage-follower buffer amplifier which derives the reference voltage from the junction between resistors 218 and 219 .
  • the voltage-follower buffer amplifier 22 and the peak detector 210 have dc operating characteristics which are matched to each other.
  • the comparator 23 consists of a double ended differential amplifier 230 having differential inputs to which the outputs of buffer 22 and peak detector 210 are respectively connected.
  • the negative output of amplifier 230 leads through resistor 231 and an offset adjust resistor 24a to the positive input of preamplifier 10
  • the negative output of amplifier 230 leads through a resistor 232 and an offset adjust resistor 24b to the negative input of preamplifier 10 .
  • the junctions between resistors 231 , 24a , 232 , 24b are connected to ground by capacitors 233 , 234 .
  • Resistors 231 , 232 and capacitors 233 , 234 constitute integrator circuits (or lowpass filters) respectively for the positive and negative inputs of the preamplifier 10 .
  • Comparator 23 thus detects the difference between the reference voltage from buffer 22 and the output of peak detector 210 , amplifies the difference and produces difference voltages which are integrated into appropriate control voltages.
  • offset adjust resistors 24a , 24b inject offset currents to the preamplifier 10 .
  • the reference voltage from buffer amplifier 22 is substantially equal to an output voltage generated by the booster amplifier 212 when the difference between the input voltages of the booster amplifier is substantially zero.
  • the operation of the preamplifier stage 40 is as follows. If the optical input signal is at minimum level (in the absence of signal or a series of relatively low amplitude inputs), the peak detector 210 produces a maximum amplitude output as a peak value. If the optical data signal at the positive input of preamplifier 10 contains a dc offset current, it produces a difference output across its positive and negative outputs. With an increase in the dc offset current, the difference voltage output from preamplifier 10 proportionally increases and an inverted version of this difference voltage appears at the input of the peak detector 210 of the low-level detector 21 .
  • the output of peak detector 210 decreases from the peak value by an amount corresponding to the dc offset component, and the difference between the reference voltage and the peak detector 210 output, as detected by the comparator 23 , increases. Therefore, the voltage at the positive output of differential amplifier 230 increases and there is a corresponding decrease in voltage developed across the offset adjust resistor 24b , while the voltage at the negative output of differential amplifier 230 decreases and there is a corresponding increase in voltage across resistor 24a .
  • each of the feedback loops of the preamplifier stage 40 has an open-loop gain A, an offset that occurs in the output voltage of the loop that results from the dc offset current is reduced to 1/(1 + A). If the open-loop gain A is "1000", the optical receiver of this invention is able to receive an optical signal of -40 dBm in the presence of an optical dc offset power of -25 dBm.
  • Temperature and voltage fluctuation are of another important concern for the design of precision feedback circuits. Because of the matched operating characteristics of transistors 214 and 217 , equal collector currents flow through these transistors. Under steady stage, the difference output of the differential amplifier 212 is zero during low-level input, and the current flowing through resistor 215 is one half the collector current of transistor 214 and one half of the current flowing through resistor 219 . As a result, the voltage drop across resistor 215 matches to the voltage drop across resistor 219 and this relation remains constant under varying temperature and operating voltage. The input voltage difference to comparator 230 is reduces to zero to which the dc operating point of differential amplifier 212 , where its output is zero, is stabilized.
  • capacitor 31 The effect of capacitor 31 is to flatten the frequency response characteristic of the preamplifier 10 . If the capacitances at the differential inputs are not matched to each other, the frequency response of the preamplifier deviates from what is desired. As illustrated in Fig. 6, if the capacitance at the positive input is greater than the capacitance at the negative input, the frequency response gradually decays at low frequency point as indicated by a curve "A" in Fig. 6. Conversely, if the capacitance at the positive input is smaller than the capacitance at the negative input, the frequency response gradually increases at low frequency point and starts decaying at a cut-off frequency of 50 MHz as shown at "C" in Fig. 6. If the capacitance values are ideally matched at the differential inputs, a substantially flat frequency response characteristic, as shown at "B” in Fig. 6, will be obtained.
  • a preamplifier stage 40 allows optimization of this preamplifier stage exclusively in terms of cold mode or warm mode of the transimpedance amplifier 50 and the optical receiver, as a whole, can be designed to provide high receiver sensitivity. More specifically, the present invention allows preamplifier 10 to be designed to meet low noise requirements, while allowing transimpedance amplifier 50 to be designed to provide a sufficient phase margin to prevent peak detector oscillation, thus ensuring a design freedom. Additionally, due to the use of differential amplifier configuration at the preamplifier stage, a constant device current flows regardless of the presence and absence of data input signals. This is advantageous for applications where preamplifier stages are implemented in an array on an integrated circuit chip where crosstalk can occur between the power circuits of the preamplifiers. The present invention eliminates such crosstalk problems and allows implementation of optical receivers in an array configuration.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Power Engineering (AREA)
  • Optical Communication System (AREA)
  • Amplifiers (AREA)
  • Control Of Amplification And Gain Control (AREA)
  • Dc Digital Transmission (AREA)
EP93111447A 1992-07-16 1993-07-16 Empfänger für optische Signale, mit einem eine Korrektur der Offset-Gleichspannung versorgenden Vorverstärker und einem Zweimoden-Transimpedanz-Verstärker Withdrawn EP0580089A1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP189007/92 1992-07-16
JP4189007A JP2503837B2 (ja) 1992-07-16 1992-07-16 ディジタル光受信回路とディジタル光受信回路におけるプリアンプ回路

Publications (1)

Publication Number Publication Date
EP0580089A1 true EP0580089A1 (de) 1994-01-26

Family

ID=16233743

Family Applications (1)

Application Number Title Priority Date Filing Date
EP93111447A Withdrawn EP0580089A1 (de) 1992-07-16 1993-07-16 Empfänger für optische Signale, mit einem eine Korrektur der Offset-Gleichspannung versorgenden Vorverstärker und einem Zweimoden-Transimpedanz-Verstärker

Country Status (4)

Country Link
US (1) US5430765A (de)
EP (1) EP0580089A1 (de)
JP (1) JP2503837B2 (de)
AU (1) AU672001B2 (de)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0729243A2 (de) * 1995-02-24 1996-08-28 Nec Corporation Digitale optische Empfangsvorrichtung
EP0732818A2 (de) * 1995-03-15 1996-09-18 Nec Corporation Optisches Übertragungssystem zur Übertragung eines Hauptsignals und eines Hilfssignals
WO1996037986A1 (en) * 1995-05-22 1996-11-28 Sierra Wireless, Inc. Method for reducing the effect of demodulator transients on signal tracking loops
US5636048A (en) * 1994-03-17 1997-06-03 Fujitsu Limited Equalizing amplifier, receiver using the same and preamplifier
EP0838914A2 (de) * 1996-10-25 1998-04-29 Nec Corporation Schaltungsanordnung zur Verstärkung eines elektrischen Signals aus einem optischen Signal umgewandelt
EP0903751A2 (de) * 1997-09-18 1999-03-24 Sharp Kabushiki Kaisha Spitzenwerthalteschaltung und Infrarot-Kommunikationsanordnung damit
EP0964539A2 (de) * 1998-06-10 1999-12-15 Oki Electric Industry Co., Ltd. Empfänger mit Möglichkeit von Hochqualitätsausgangssignal ohne Berücksichtigung des Eingangsignalpegels
EP1545029A2 (de) * 2003-12-19 2005-06-22 Infineon Technologies AG Optische Empfängerschaltung
WO2007042507A2 (en) * 2005-10-07 2007-04-19 Interuniversitair Microelektronica Centrum Vzw Systems and methods for transferring single-ended burst signal onto differential lines, especially for use in burst-mode receiver
US8150272B2 (en) 2005-10-07 2012-04-03 Imec Systems and methods for transferring single-ended burst signal onto differential lines, especially for use in burst-mode receiver
WO2017046067A1 (en) 2015-09-15 2017-03-23 Firecomms Limited An optical receiver

Families Citing this family (57)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2106439A1 (en) * 1992-11-13 1994-05-14 Yusuke Ota Burst mode digital data receiver
US5371763A (en) * 1992-11-13 1994-12-06 At&T Corp. Packet mode digital data receiver
US5499244A (en) * 1994-05-02 1996-03-12 At&T Corp. Packet data reciever with sampled data output and background light cancellation
JP2644191B2 (ja) * 1994-08-04 1997-08-25 日本電気エンジニアリング株式会社 バッファアンプ
US5790295A (en) * 1995-08-28 1998-08-04 Apple Computer, Inc. Gated integrator preamplifier for infrared data networks
JPH10285226A (ja) * 1997-04-02 1998-10-23 Nec Corp バースト信号受信回路
JP3098461B2 (ja) * 1997-06-18 2000-10-16 日本電気株式会社 ディジタル受信回路
JPH1127216A (ja) * 1997-07-03 1999-01-29 Oki Tec:Kk 入力有無検出回路
US6041084A (en) * 1997-08-15 2000-03-21 Lucent Technologies, Inc. Circuit for optimal signal slicing in a binary receiver
US6051998A (en) * 1998-04-22 2000-04-18 Mitsubishi Semiconductor America, Inc. Offset-compensated peak detector with output buffering
JP3327237B2 (ja) * 1998-06-24 2002-09-24 日本電気株式会社 アレイ光受信器
US6327313B1 (en) * 1999-12-29 2001-12-04 Motorola, Inc. Method and apparatus for DC offset correction
KR100381410B1 (ko) * 2000-08-23 2003-04-23 학교법인 한국정보통신학원 다단 궤환형 버스트모드 광수신기
US6535033B2 (en) * 2000-12-07 2003-03-18 Texas Instruments Incorporated Peak hold circuit
US20020149400A1 (en) * 2001-04-16 2002-10-17 Namik Kocaman Low voltage differential to single-ended converter
US6963696B1 (en) * 2001-04-30 2005-11-08 Quantum Bridge Communications, Inc. AC-coupled burst mode receiver with wide dynamic range
JP4060597B2 (ja) * 2002-01-07 2008-03-12 富士通株式会社 パルス幅検出回路及び受信回路
US7038187B2 (en) * 2002-02-14 2006-05-02 Finisar Corporation Circuit for measuring photo-current level in fiber optic links
US6888406B2 (en) * 2002-08-12 2005-05-03 Microtune (Texas), L.P. Highly linear variable gain amplifier
US6882218B2 (en) * 2002-08-26 2005-04-19 Broadcom Corporation Transimpedance amplifier and offset correction mechanism and method for lowering noise
US6831510B2 (en) * 2003-02-06 2004-12-14 Fujitsu Limited Continuous low-frequency error cancellation in a high-speed differential amplifier
KR100537902B1 (ko) * 2003-03-29 2005-12-20 한국전자통신연구원 버스트 모드 광 수신 장치
US6831521B1 (en) * 2003-06-11 2004-12-14 Intel Corporation Method and apparatus for detecting interruption of an input signal with cancellation of offset level
US6906595B2 (en) * 2003-08-30 2005-06-14 Lsi Logic Corporation Variable gain current feedback amplifier
US7026877B2 (en) * 2003-11-13 2006-04-11 Heqing Yi Optical input preamplifier
KR100601048B1 (ko) * 2004-04-22 2006-07-14 한국전자통신연구원 버스트 모드 패킷의 수신기 및 그 패킷의 수신 방법
JP4556481B2 (ja) * 2004-05-14 2010-10-06 住友電気工業株式会社 光送受信器
JP2005353786A (ja) * 2004-06-10 2005-12-22 Nichia Chem Ind Ltd 半導体レーザ駆動回路
JP5087773B2 (ja) * 2004-08-12 2012-12-05 トリアクセス テクノロジーズ インコーポレイテッド 光信号検出回路及び方法
US7418213B2 (en) * 2004-08-12 2008-08-26 Finisar Corporation Transimpedance amplifier with integrated filtering and reduced parasitic capacitance
KR100619361B1 (ko) * 2005-01-29 2006-09-11 삼성전기주식회사 멀티 게인을 갖는 ｐｄｉｃ
US7630464B1 (en) * 2005-04-19 2009-12-08 Lattice Semiconductor Corporation Analog-to-digital systems and methods
US7599631B2 (en) * 2005-05-06 2009-10-06 Yi Heqing Burst optical receiver with AC coupling and integrator feedback network
KR100835983B1 (ko) * 2006-12-05 2008-06-09 한국전자통신연구원 자동 이득 조절을 위한 검출기
JP5296620B2 (ja) * 2009-07-06 2013-09-25 ルネサスエレクトロニクス株式会社 信号中継回路
JP5625955B2 (ja) * 2010-03-26 2014-11-19 富士通株式会社 増幅回路及びその増幅回路を含むアナログデジタル変換回路
JP5480010B2 (ja) * 2010-05-14 2014-04-23 株式会社東芝 光受信回路
JP2012235376A (ja) * 2011-05-06 2012-11-29 Sumitomo Electric Ind Ltd 電子回路及び光受光回路
KR101241742B1 (ko) * 2011-07-29 2013-03-11 주식회사 파이칩스 방해파 제거 기능을 갖는 웨이크 업 수신기 및 이를 포함하는 송수신기
US8798484B2 (en) * 2012-02-16 2014-08-05 International Business Machines Corporation Optical receiver using infinite impulse response decision feedback equalization
US9151783B2 (en) 2012-04-26 2015-10-06 Synopsys, Inc. Ground offset monitor and compensator
US8977139B2 (en) * 2012-10-29 2015-03-10 Finisar Corporation Integrated circuits in optical receivers
US9184957B2 (en) * 2012-12-27 2015-11-10 Intel Corporation High speed receivers circuits and methods
JP2014164577A (ja) * 2013-02-26 2014-09-08 Sumitomo Electric Ind Ltd 駆動回路
US9064981B2 (en) * 2013-03-26 2015-06-23 Excelitas Canada, Inc. Differential optical receiver for avalanche photodiode and SiPM
JP6488674B2 (ja) * 2013-12-25 2019-03-27 パナソニック株式会社 Ｄｃオフセットキャンセル回路
KR101513373B1 (ko) * 2013-12-31 2015-04-20 한양대학교 산학협력단 직류 오프셋을 보상하는 광통신 수신기
US9148094B1 (en) * 2014-05-20 2015-09-29 Avago Technologies General Ip (Singapore) Pte. Ltd. Offset cancellation in a transimpedance amplifier (TIA) circuit
CN107787554B (zh) * 2015-07-07 2021-06-04 马维尔国际贸易有限公司 放大电路和补偿输入的电压偏移的方法
EP3512126B1 (de) * 2016-09-30 2022-04-06 Huawei Technologies Co., Ltd. Signalverarbeitungsvorrichtung, optisches leitungsendgerät und kommunikationssystem
US10637353B2 (en) 2016-11-30 2020-04-28 Dialog Semiconductor (Uk) Limited Feedback voltage DC level cancelling for configurable output DC-DC switching converters
US10944486B2 (en) * 2017-12-06 2021-03-09 Elenion Technologies, Llc DC current cancellation scheme for an optical receiver
KR102495364B1 (ko) * 2018-03-21 2023-02-06 에스케이하이닉스 주식회사 버퍼 회로 및 이를 포함하는 메모리 장치
JP6811899B2 (ja) * 2018-07-05 2021-01-13 三菱電機株式会社 リミッティング増幅回路
JP7025498B2 (ja) * 2020-09-15 2022-02-24 ラピスセミコンダクタ株式会社 メモリ制御装置及びメモリ制御方法
CN114221626B (zh) * 2021-12-17 2022-10-28 厦门亿芯源半导体科技有限公司 具有全温范围内带宽扩展特性的高速跨阻放大器及带宽扩展方法
CN116260402A (zh) * 2023-02-16 2023-06-13 北京泽声科技有限公司 光电检测电路

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4318128A (en) * 1979-07-17 1982-03-02 Thomson-Csf Process and device for retrieving digital data in the presence of noise and distortions
EP0381371A2 (de) * 1989-02-02 1990-08-08 AT&T Corp. Digitaler Datenempfänger mit Burst-Mode
EP0400854A2 (de) * 1989-05-26 1990-12-05 Motorola, Inc. Verfahren und Einrichtung für Datenzentrierung

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BE754157A (fr) * 1969-07-31 1971-02-01 Siemens Ag Montage pour la compensation de composantes parasites de tension continue lors de la demodulation de signaux de donnees binaires
JPS5952417A (ja) * 1982-09-16 1984-03-27 Toshiba Corp デ−タ抜取回路
JPS60163508A (ja) * 1984-02-03 1985-08-26 Hitachi Cable Ltd 光受信回路
ATE75355T1 (de) * 1985-12-16 1992-05-15 Siemens Ag Optischer empfaenger.
US4792998A (en) * 1986-05-23 1988-12-20 Siemens Aktiengesellschaft Receiver for optical digital signals having different amplitudes
US4736391A (en) * 1986-07-22 1988-04-05 General Electric Company Threshold control with data receiver
US5119404A (en) * 1990-08-06 1992-06-02 Japan Aviation Electronics Industry Limited Signal receiver
US5295161A (en) * 1991-05-10 1994-03-15 International Business Machines Corporation Fiber optic amplifier with active elements feedback circuit

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4318128A (en) * 1979-07-17 1982-03-02 Thomson-Csf Process and device for retrieving digital data in the presence of noise and distortions
EP0381371A2 (de) * 1989-02-02 1990-08-08 AT&T Corp. Digitaler Datenempfänger mit Burst-Mode
EP0400854A2 (de) * 1989-05-26 1990-12-05 Motorola, Inc. Verfahren und Einrichtung für Datenzentrierung

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
YUSUKE OTA ET AL.: "DC - 1Gb/s burst mode compatible receiver for optical bus applications", JOURNAL OF LIGHTWAVE TECHNOLOGY, vol. 10, no. 2, February 1992 (1992-02-01), NEW YORK US, pages 244 - 249, XP000267495, DOI: doi:10.1109/50.120581 *

Cited By (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5636048A (en) * 1994-03-17 1997-06-03 Fujitsu Limited Equalizing amplifier, receiver using the same and preamplifier
EP0729243A2 (de) * 1995-02-24 1996-08-28 Nec Corporation Digitale optische Empfangsvorrichtung
EP0729243A3 (de) * 1995-02-24 1998-04-22 Nec Corporation Digitale optische Empfangsvorrichtung
EP0732818A2 (de) * 1995-03-15 1996-09-18 Nec Corporation Optisches Übertragungssystem zur Übertragung eines Hauptsignals und eines Hilfssignals
EP0732818A3 (de) * 1995-03-15 1999-10-20 Nec Corporation Optisches Übertragungssystem zur Übertragung eines Hauptsignals und eines Hilfssignals
WO1996037986A1 (en) * 1995-05-22 1996-11-28 Sierra Wireless, Inc. Method for reducing the effect of demodulator transients on signal tracking loops
US5629960A (en) * 1995-05-22 1997-05-13 Sierra Wireless, Inc. Method for reducing distortion effects on DC off-set voltage and symbol clock tracking in a demodulator
EP0838914A2 (de) * 1996-10-25 1998-04-29 Nec Corporation Schaltungsanordnung zur Verstärkung eines elektrischen Signals aus einem optischen Signal umgewandelt
EP0838914A3 (de) * 1996-10-25 2002-03-27 Nec Corporation Schaltungsanordnung zur Verstärkung eines elektrischen Signals aus einem optischen Signal umgewandelt
EP0903751A3 (de) * 1997-09-18 2000-12-27 Sharp Kabushiki Kaisha Spitzenwerthalteschaltung und Infrarot-Kommunikationsanordnung damit
EP1615359A2 (de) * 1997-09-18 2006-01-11 Sharp Kabushiki Kaisha Infrarot-Kommunikationsanordnung
EP1615359A3 (de) * 1997-09-18 2006-06-07 Sharp Kabushiki Kaisha Infrarot-Kommunikationsanordnung
EP0903751A2 (de) * 1997-09-18 1999-03-24 Sharp Kabushiki Kaisha Spitzenwerthalteschaltung und Infrarot-Kommunikationsanordnung damit
US6480311B1 (en) 1997-09-18 2002-11-12 Sharp Kabushiki Kaisha Peak-hold circuit and an infrared communication device provided with such a circuit
EP0964539A2 (de) * 1998-06-10 1999-12-15 Oki Electric Industry Co., Ltd. Empfänger mit Möglichkeit von Hochqualitätsausgangssignal ohne Berücksichtigung des Eingangsignalpegels
EP0964539A3 (de) * 1998-06-10 2001-01-17 Oki Electric Industry Co., Ltd. Empfänger mit Möglichkeit von Hochqualitätsausgangssignal ohne Berücksichtigung des Eingangsignalpegels
EP1545029A2 (de) * 2003-12-19 2005-06-22 Infineon Technologies AG Optische Empfängerschaltung
EP1545029A3 (de) * 2003-12-19 2005-11-23 Infineon Technologies AG Optische Empfängerschaltung
WO2007042507A2 (en) * 2005-10-07 2007-04-19 Interuniversitair Microelektronica Centrum Vzw Systems and methods for transferring single-ended burst signal onto differential lines, especially for use in burst-mode receiver
WO2007042507A3 (en) * 2005-10-07 2007-11-29 Imec Inter Uni Micro Electr Systems and methods for transferring single-ended burst signal onto differential lines, especially for use in burst-mode receiver
US8150272B2 (en) 2005-10-07 2012-04-03 Imec Systems and methods for transferring single-ended burst signal onto differential lines, especially for use in burst-mode receiver
WO2017046067A1 (en) 2015-09-15 2017-03-23 Firecomms Limited An optical receiver
US10333472B2 (en) 2015-09-15 2019-06-25 Firecomms Limited Optical receiver

Also Published As

Publication number Publication date
AU672001B2 (en) 1996-09-19
US5430765A (en) 1995-07-04
AU4203593A (en) 1994-01-20
JPH06177664A (ja) 1994-06-24
JP2503837B2 (ja) 1996-06-05

Similar Documents

Publication Publication Date Title
US5430765A (en) Digital data receiver having DC offset cancelling preamplifier and dual-mode transimpedance amplifier
US5539779A (en) Automatic offset control circuit for digital receiver
JP2651031B2 (ja) デジタルデータ受信装置
JP4032720B2 (ja) 自動利得制御回路
JP2991911B2 (ja) デジタルデータ受信機
US5844445A (en) Feedback type pre-amplifier
JP4005401B2 (ja) 増幅回路及び光通信装置
US4724315A (en) Optical receiver
US4375037A (en) Receiving circuit
US5202553A (en) Enhanced performance optical receiver having means for switching between high and low amplifier configurations
EP1746725B1 (de) Signalverstärkerschaltung
US4479052A (en) Avalanche photo-diode bias circuit
US6297701B1 (en) Wide dynamic range transimpedance amplifier
AU672839B2 (en) Circuit for converting unipolar input to bipolar output
US5381052A (en) Peak detector circuit and application in a fiber optic receiver
US5134309A (en) Preamplifier, and waveform shaping circuit incorporating same
JP3551642B2 (ja) 増幅回路
US5216238A (en) Infrared ray receiving circuit
US6215334B1 (en) Analog signal processing circuit with noise immunity and reduced delay
KR100802518B1 (ko) 이득 제어 기능을 갖는 트랜스임피던스 전치 증폭기
US6229371B1 (en) Clamp circuit
US4795919A (en) Zero signal state detecting circuit
JPH08139526A (ja) 光受信装置
US5703504A (en) Feedforward adaptive threshold processing method
JP2531922B2 (ja) 単極性符号・双極性符号変換回路

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19931124

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB

17Q First examination report despatched

Effective date: 19960806

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 19970218