DE69227232D1 - Halbleiterspeicher und dessen Siebtestverfahren - Google Patents

Halbleiterspeicher und dessen Siebtestverfahren

Info

Publication number
DE69227232D1
DE69227232D1 DE69227232T DE69227232T DE69227232D1 DE 69227232 D1 DE69227232 D1 DE 69227232D1 DE 69227232 T DE69227232 T DE 69227232T DE 69227232 T DE69227232 T DE 69227232T DE 69227232 D1 DE69227232 D1 DE 69227232D1
Authority
DE
Germany
Prior art keywords
semiconductor memory
test procedure
screening test
screening
procedure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69227232T
Other languages
English (en)
Other versions
DE69227232T2 (de
Inventor
Natsuki Kushiyama
Tohru Furuyama
Kenji Numata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP3304343A external-priority patent/JPH05144296A/ja
Priority claimed from JP3304335A external-priority patent/JP2804190B2/ja
Application filed by Toshiba Corp filed Critical Toshiba Corp
Publication of DE69227232D1 publication Critical patent/DE69227232D1/de
Application granted granted Critical
Publication of DE69227232T2 publication Critical patent/DE69227232T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/025—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in signal lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/028—Detection or location of defective auxiliary circuits, e.g. defective refresh counters with adaption or trimming of parameters
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/24—Accessing extra cells, e.g. dummy cells or redundant cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G11C2029/5004—Voltage
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G11C2029/5006—Current
DE69227232T 1991-11-20 1992-11-20 Halbleiterspeicher und dessen Siebtestverfahren Expired - Lifetime DE69227232T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP3304343A JPH05144296A (ja) 1991-11-20 1991-11-20 半導体記憶装置の検査方法
JP3304335A JP2804190B2 (ja) 1991-11-20 1991-11-20 半導体集積回路

Publications (2)

Publication Number Publication Date
DE69227232D1 true DE69227232D1 (de) 1998-11-12
DE69227232T2 DE69227232T2 (de) 1999-04-01

Family

ID=26563863

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69227232T Expired - Lifetime DE69227232T2 (de) 1991-11-20 1992-11-20 Halbleiterspeicher und dessen Siebtestverfahren

Country Status (4)

Country Link
US (3) US5377152A (de)
EP (1) EP0543408B1 (de)
KR (1) KR960001325B1 (de)
DE (1) DE69227232T2 (de)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6105152A (en) 1993-04-13 2000-08-15 Micron Technology, Inc. Devices and methods for testing cell margin of memory devices
GB9411950D0 (en) * 1994-06-15 1994-08-03 Deas Alexander R Memory test system
JP3272193B2 (ja) * 1995-06-12 2002-04-08 株式会社東芝 半導体装置およびその動作方法
US5684809A (en) * 1996-05-02 1997-11-04 Micron Technology, Inc. Semiconductor memory with test circuit
DE69626792T2 (de) * 1996-05-09 2004-03-25 Stmicroelectronics S.R.L., Agrate Brianza Elektrische löschbare und programmierbare nichtflüchtige Speicheranordnung mit prüfbaren Redundanzschaltungen
US5781557A (en) * 1996-12-31 1998-07-14 Intel Corporation Memory test mode for wordline resistive defects
US5892720A (en) * 1997-02-12 1999-04-06 Micron Technology, Inc. Semiconductor memory with test circuit
JP3824370B2 (ja) * 1997-03-03 2006-09-20 富士通株式会社 半導体装置
US5909449A (en) * 1997-09-08 1999-06-01 Invox Technology Multibit-per-cell non-volatile memory with error detection and correction
US5848008A (en) * 1997-09-25 1998-12-08 Siemens Aktiengesellschaft Floating bitline test mode with digitally controllable bitline equalizers
US6018484A (en) * 1998-10-30 2000-01-25 Stmicroelectronics, Inc. Method and apparatus for testing random access memory devices
DE19913570C2 (de) * 1999-03-25 2001-03-08 Siemens Ag Betriebsverfahren für einen integrierten Speicher und integrierter Speicher
US6067263A (en) * 1999-04-07 2000-05-23 Stmicroelectronics, Inc. Dynamic random access memory circuit having a testing system and method to determine the sensitivity of a sense amplifier
US6459634B1 (en) 2000-01-31 2002-10-01 Micron Technology, Inc. Circuits and methods for testing memory cells along a periphery of a memory array
JP2002050181A (ja) * 2000-02-07 2002-02-15 Toshiba Corp 半導体記憶装置
JP2002033363A (ja) * 2000-07-19 2002-01-31 Hitachi Ltd 半導体ウエハ、半導体チップ、および半導体装置の製造方法
US6768687B2 (en) * 2000-12-15 2004-07-27 Sony Corporation Memory array
US6418044B1 (en) * 2000-12-28 2002-07-09 Stmicroelectronics, Inc. Method and circuit for determining sense amplifier sensitivity
US6617180B1 (en) * 2001-04-16 2003-09-09 Taiwan Semiconductor Manufacturing Company Test structure for detecting bridging of DRAM capacitors
US6649932B2 (en) * 2002-04-01 2003-11-18 Micrel, Inc. Electrical print resolution test die
US7292046B2 (en) 2003-09-03 2007-11-06 Infineon Technologies Ag Simulated module load
US7035131B2 (en) * 2004-05-06 2006-04-25 Taiwan Semiconductor Manufacturing Co., Ltd. Dynamic random access memory cell leakage current detector
US7177220B2 (en) * 2004-05-07 2007-02-13 Taiwan Semiconductor Manufacturing Co., Ltd Refresh counter with dynamic tracking of process, voltage and temperature variation for semiconductor memory
KR101405405B1 (ko) * 2008-01-22 2014-06-12 삼성전자주식회사 더미 셀들을 갖는 불휘발성 반도체 메모리 장치 및 더미셀들의 문턱전압 조절방법
US7515502B1 (en) * 2007-09-18 2009-04-07 International Business Machines Corporation Memory array peripheral structures and use
US7755960B2 (en) * 2007-12-17 2010-07-13 Stmicroelectronics Sa Memory including a performance test circuit
JP2011170950A (ja) * 2010-01-21 2011-09-01 Renesas Electronics Corp 情報記憶装置及びそのテスト方法
JP5559616B2 (ja) * 2010-06-17 2014-07-23 ラピスセミコンダクタ株式会社 半導体メモリ装置
KR101208963B1 (ko) * 2011-02-28 2012-12-06 에스케이하이닉스 주식회사 오픈 비트 라인 구조의 반도체 장치
JP5922994B2 (ja) * 2012-06-13 2016-05-24 ルネサスエレクトロニクス株式会社 Ｄｒａｍ装置
US9236142B2 (en) * 2014-04-30 2016-01-12 Sandisk Technologies Inc. System method and apparatus for screening a memory system
KR20190047217A (ko) * 2017-10-27 2019-05-08 삼성전자주식회사 메모리 셀 어레이에 대한 테스트를 수행하는 메모리 장치 및 이의 동작 방법
US10872678B1 (en) * 2019-06-19 2020-12-22 Micron Technology, Inc. Speculative section selection within a memory device

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4468759A (en) * 1982-05-03 1984-08-28 Intel Corporation Testing method and apparatus for dram
JPS59198594A (ja) 1983-04-25 1984-11-10 Mitsubishi Electric Corp 半導体メモリ装置
JPH069114B2 (ja) * 1983-06-24 1994-02-02 株式会社東芝 半導体メモリ
JPS62173699A (ja) * 1986-01-27 1987-07-30 Fujitsu Ltd 半導体記憶装置
JPS62252598A (ja) 1986-04-24 1987-11-04 Mitsubishi Electric Corp 半導体メモリ装置
JP3162689B2 (ja) * 1986-11-03 2001-05-08 ヒューレット・パッカード・カンパニー メモリ・システム
US4853897A (en) * 1986-12-10 1989-08-01 Kabushiki Kaisha Toshiba Complementary semiconductor memory device
US5255235A (en) * 1987-05-15 1993-10-19 Mitsubishi Denki Kabushiki Kaisha Dynamic random access memory with dummy word lines connected to bit line potential adjusting capacitors
JPH01119984A (ja) * 1987-10-31 1989-05-12 Toshiba Corp ダイナミック型半導体メモリ
JPH01150300A (ja) 1987-12-07 1989-06-13 Hitachi Ltd 半導体記憶装置
JPH0748318B2 (ja) 1988-03-14 1995-05-24 三菱電機株式会社 半導体記憶回路およびそのテスト方法
ATE117457T1 (de) * 1989-03-16 1995-02-15 Siemens Ag Integrierter halbleiterspeicher vom typ dram und verfahren zu seinem testen.
JPH0346188A (ja) 1989-07-13 1991-02-27 Mitsubishi Electric Corp 半導体記憶回路
US5265056A (en) * 1989-12-28 1993-11-23 International Business Machines Corporation Signal margin testing system for dynamic RAM
JPH03253000A (ja) 1990-03-01 1991-11-12 Mitsubishi Electric Corp 半導体記憶装置
JP3076606B2 (ja) * 1990-12-14 2000-08-14 富士通株式会社 半導体記憶装置およびその検査方法

Also Published As

Publication number Publication date
EP0543408A3 (de) 1995-08-09
EP0543408B1 (de) 1998-10-07
KR930011006A (ko) 1993-06-23
USRE37184E1 (en) 2001-05-22
US5532963A (en) 1996-07-02
US5377152A (en) 1994-12-27
DE69227232T2 (de) 1999-04-01
EP0543408A2 (de) 1993-05-26
KR960001325B1 (ko) 1996-01-25

Similar Documents

Publication Publication Date Title
DE69227232D1 (de) Halbleiterspeicher und dessen Siebtestverfahren
DE69419469D1 (de) Halbleiterbauelement und Halbleiterspeichervorrichtung
GB2248511B (en) Semiconductor memory device having test mode
DE69604810D1 (de) Halbleiter-wafer test und burn-in
KR970004012A (ko) 반도체장치 및 그 시험장치
DE69031276D1 (de) Halbleiterspeicheranordnung
DE69419951D1 (de) Halbleiterspeicher mit eingebauter Einbrennprüfung
DE69029933D1 (de) Abtast- und Halte-Schaltungsanordnung
EP0411573A3 (en) Nonvolatile semiconductor memory device and method of operating the same
DE69027065D1 (de) Halbleiterspeicheranordnung
KR900012278A (ko) 반도체 기억장치
BR9001430A (pt) Ziper e seus respectivos elementos
KR900015160A (ko) 반도체 기억장치
DE4407210B4 (de) Halbleiterspeicherbauelementaufbau
DE69217738D1 (de) Permanenter Halbleiterspeicher und seine Arbeitsweise
DE69029013D1 (de) Programmierbare Halbleiterspeicheranordnung
DE69329011D1 (de) Halbleiterspeichergerät mit Prüfmodus
DE69120301D1 (de) Speicherprüfgerät
DE69027953D1 (de) Halbleiterspeichervorrichtung
DE69024945D1 (de) Halbleiterspeicheranordnung
DE69024112D1 (de) Halbleiterspeicheranordnung
DE69126912D1 (de) Halbleiteranordnung und ihre Prüfungsverfahren
DE69421108D1 (de) Halbleiterspeicheranordnung und Speicher-Initialisierungsverfahren
EP0437218A3 (en) Semiconductor memory tester
DE69130722D1 (de) Arbeitsstation und dazugehöriges Konfigurationsverfahren

Legal Events

Date Code Title Description
8364 No opposition during term of opposition