DE60316945D1 - Verriegelung einer wortleitung in einem halbleiterspeicher - Google Patents

Verriegelung einer wortleitung in einem halbleiterspeicher

Info

Publication number
DE60316945D1
DE60316945D1 DE60316945T DE60316945T DE60316945D1 DE 60316945 D1 DE60316945 D1 DE 60316945D1 DE 60316945 T DE60316945 T DE 60316945T DE 60316945 T DE60316945 T DE 60316945T DE 60316945 D1 DE60316945 D1 DE 60316945D1
Authority
DE
Germany
Prior art keywords
locking
word line
semiconductor memory
word
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60316945T
Other languages
English (en)
Other versions
DE60316945T2 (de
Inventor
Alan Gieseke
William A Mcgee
Ognjen Milic-Strkalj
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GlobalFoundries Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of DE60316945D1 publication Critical patent/DE60316945D1/de
Publication of DE60316945T2 publication Critical patent/DE60316945T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/06—Address interface arrangements, e.g. address buffers

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Static Random-Access Memory (AREA)
DE60316945T 2002-07-02 2003-07-02 Verriegelung einer wortleitung in einem halbleiterspeicher Expired - Lifetime DE60316945T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US190372 2002-07-02
US10/190,372 US6798712B2 (en) 2002-07-02 2002-07-02 Wordline latching in semiconductor memories
PCT/US2003/020872 WO2004006261A2 (en) 2002-07-02 2003-07-02 Wordline latching in semiconductor memories

Publications (2)

Publication Number Publication Date
DE60316945D1 true DE60316945D1 (de) 2007-11-29
DE60316945T2 DE60316945T2 (de) 2008-08-07

Family

ID=29999865

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60316945T Expired - Lifetime DE60316945T2 (de) 2002-07-02 2003-07-02 Verriegelung einer wortleitung in einem halbleiterspeicher

Country Status (9)

Country Link
US (1) US6798712B2 (de)
EP (1) EP1518244B1 (de)
JP (1) JP4463680B2 (de)
KR (1) KR100984373B1 (de)
CN (1) CN100476990C (de)
AU (1) AU2003281431A1 (de)
DE (1) DE60316945T2 (de)
TW (1) TWI310192B (de)
WO (1) WO2004006261A2 (de)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7545702B2 (en) 2006-07-21 2009-06-09 Freescale Semiconductor, Inc. Memory pipelining in an integrated circuit memory device using shared word lines
US7623404B2 (en) * 2006-11-20 2009-11-24 Freescale Semiconductor, Inc. Memory device having concurrent write and read cycles and method thereof
CN101719378B (zh) * 2009-12-07 2012-10-03 钰创科技股份有限公司 数据感测装置与方法
US20110149661A1 (en) * 2009-12-18 2011-06-23 Rajwani Iqbal R Memory array having extended write operation
CN102446550B (zh) * 2010-09-30 2014-08-13 北京兆易创新科技股份有限公司 一种异步存储器跟踪计时的方法和装置
KR20130136343A (ko) * 2012-06-04 2013-12-12 에스케이하이닉스 주식회사 반도체 장치 및 그 동작 방법
US9559113B2 (en) 2014-05-01 2017-01-31 Macronix International Co., Ltd. SSL/GSL gate oxide in 3D vertical channel NAND
CN105097031A (zh) * 2014-05-21 2015-11-25 中芯国际集成电路制造(上海)有限公司 非易失性存储器的数据读取方法、电路及非易失性存储器
CN111128262B (zh) * 2019-12-17 2021-02-23 海光信息技术股份有限公司 存储器电路、电路控制方法、集成电路器件及处理器
CN113470711B (zh) 2020-03-30 2023-06-16 长鑫存储技术有限公司 存储块以及存储器

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2239541B (en) 1989-12-29 1994-05-18 Intel Corp Dual port static memory with one cycle read-modify-write operation
US5031141A (en) * 1990-04-06 1991-07-09 Intel Corporation Apparatus for generating self-timing for on-chip cache
JPH0574167A (ja) 1991-09-17 1993-03-26 Nec Corp 半導体記憶装置
JPH05121369A (ja) 1991-10-24 1993-05-18 Oki Electric Ind Co Ltd 半導体装置のコンタクトホールエツチング方法
JPH07169276A (ja) * 1993-12-13 1995-07-04 Toshiba Corp 同期型メモリ
US5530677A (en) * 1994-08-31 1996-06-25 International Business Machines Corporation Semiconductor memory system having a write control circuit responsive to a system clock and/or a test clock for enabling and disabling a read/write latch
US5994780A (en) * 1997-12-16 1999-11-30 Advanced Micro Devices, Inc. Semiconductor device with multiple contact sizes
US6380087B1 (en) * 2000-06-19 2002-04-30 Chartered Semiconductor Manufacturing Inc. CMP process utilizing dummy plugs in damascene process

Also Published As

Publication number Publication date
TWI310192B (en) 2009-05-21
KR100984373B1 (ko) 2010-09-30
DE60316945T2 (de) 2008-08-07
JP4463680B2 (ja) 2010-05-19
WO2004006261A2 (en) 2004-01-15
AU2003281431A8 (en) 2004-01-23
EP1518244B1 (de) 2007-10-17
KR20050016699A (ko) 2005-02-21
US6798712B2 (en) 2004-09-28
TW200401306A (en) 2004-01-16
WO2004006261A3 (en) 2004-04-15
AU2003281431A1 (en) 2004-01-23
JP2005532653A (ja) 2005-10-27
CN1666291A (zh) 2005-09-07
EP1518244A2 (de) 2005-03-30
CN100476990C (zh) 2009-04-08
US20040004901A1 (en) 2004-01-08

Similar Documents

Publication Publication Date Title
DE602004010303D1 (de) Mehrere schnittstellen in einem speichergehäuse
DE60222947D1 (de) Halbleiterspeicher
DE60314068D1 (de) Nichtflüchtiger Halbleiterspeicher
DE10194689T1 (de) Nichtflüchtiger Halbleiterspeicher und Verfahren zu dessen Herstellung
DE60100716D1 (de) Nichtflüchtige Halbleiterspeicher
DE602004007173D1 (de) Nichtflüchtiger Halbleiterspeicher
DE50308471D1 (de) Wort- und bitleitungsanordnung für einen finfet- halbleiterspeicher
DE60216708D1 (de) Speicherzellestruktur
DE60332081D1 (de) Nichtflüchtige Halbleiterspeicheranordnung
DE60230345D1 (de) Nichtflüchtige Halbleiterspeichervorrichtungen
DE60227330D1 (de) Ferroelektrischer Halbleiterspeicher
DE60032644D1 (de) Halbleiter-speicherbaustein
DE60317381D1 (de) Halbleiterspeicher
DE60316945D1 (de) Verriegelung einer wortleitung in einem halbleiterspeicher
NO20034338D0 (no) Ekspanderbart verktöy nede i brönnen
DE102004033444B8 (de) Integrierter Speicherschaltungsbaustein
ITMI20020793A0 (it) Memoria a semiconduttore feram
DE60043485D1 (de) Nichtflüchtiger Halbleiterspeicher
DE60336787D1 (de) Halbleiterspeicher
DE60329993D1 (de) Speicherherstellungsverfahren mit bitleitungsisolation
DE60125910D1 (de) Halbleiterspeicher und Auswahlverfahren für mehrere Wortleitungen
DE60330433D1 (de) Sperrelement in einem Flüssigkeitskanal
DE50213262D1 (de) Nichtflüchtige zweitransistor-halbleiterspeicherzelle sowie zugehöriges herstellungsverfahren
DE60320975D1 (de) Hydrospeicher
DE60229712D1 (de) Halbleiterspeicher

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: GLOBALFOUNDRIES INC., GRAND CAYMAN, KY

8328 Change in the person/name/address of the agent

Representative=s name: GRUENECKER, KINKELDEY, STOCKMAIR & SCHWANHAEUSSER,