DE60314948D1 - Halbleiterspeicheranordnung - Google Patents

Halbleiterspeicheranordnung

Info

Publication number
DE60314948D1
DE60314948D1 DE60314948T DE60314948T DE60314948D1 DE 60314948 D1 DE60314948 D1 DE 60314948D1 DE 60314948 T DE60314948 T DE 60314948T DE 60314948 T DE60314948 T DE 60314948T DE 60314948 D1 DE60314948 D1 DE 60314948D1
Authority
DE
Germany
Prior art keywords
memory device
semiconductor memory
semiconductor
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60314948T
Other languages
English (en)
Other versions
DE60314948T2 (de
Inventor
Hitoshi Ikeda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Semiconductor Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of DE60314948D1 publication Critical patent/DE60314948D1/de
Publication of DE60314948T2 publication Critical patent/DE60314948T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/402Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration individual to each memory cell, i.e. internal refresh
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406Management or control of the refreshing or charge-regeneration cycles

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
DE60314948T 2002-08-28 2003-02-26 Halbleiterspeicheranordnung Expired - Lifetime DE60314948T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2002249436 2002-08-28
JP2002249436A JP3998539B2 (ja) 2002-08-28 2002-08-28 半導体記憶装置

Publications (2)

Publication Number Publication Date
DE60314948D1 true DE60314948D1 (de) 2007-08-30
DE60314948T2 DE60314948T2 (de) 2007-10-31

Family

ID=31492584

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60314948T Expired - Lifetime DE60314948T2 (de) 2002-08-28 2003-02-26 Halbleiterspeicheranordnung

Country Status (7)

Country Link
US (1) US6741516B2 (de)
EP (1) EP1394806B1 (de)
JP (1) JP3998539B2 (de)
KR (1) KR100826549B1 (de)
CN (1) CN1258189C (de)
DE (1) DE60314948T2 (de)
TW (1) TWI262503B (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005285271A (ja) * 2004-03-30 2005-10-13 Nec Electronics Corp 半導体記憶装置
JPWO2006008796A1 (ja) * 2004-07-16 2008-05-01 富士通株式会社 半導体記憶装置
KR100753081B1 (ko) 2005-09-29 2007-08-31 주식회사 하이닉스반도체 내부 어드레스 생성장치를 구비하는 반도체메모리소자

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5235537A (en) * 1975-09-12 1977-03-18 Fujitsu Ltd Mos memory unit
JPS62188096A (ja) * 1986-02-13 1987-08-17 Toshiba Corp 半導体記憶装置のリフレツシユ動作タイミング制御回路
JPS63155494A (ja) * 1986-12-19 1988-06-28 Fujitsu Ltd 擬似スタテイツクメモリ装置
US5963497A (en) * 1998-05-18 1999-10-05 Silicon Aquarius, Inc. Dynamic random access memory system with simultaneous access and refresh operations and methods for using the same
JP3778417B2 (ja) * 2000-02-29 2006-05-24 富士通株式会社 半導体記憶装置
JP4209064B2 (ja) * 2000-02-29 2009-01-14 富士通マイクロエレクトロニクス株式会社 半導体記憶装置
JP2002008370A (ja) * 2000-06-21 2002-01-11 Mitsubishi Electric Corp 半導体記憶装置
JP4000242B2 (ja) * 2000-08-31 2007-10-31 富士通株式会社 半導体記憶装置
JP2002093165A (ja) * 2000-09-18 2002-03-29 Mitsubishi Electric Corp 半導体記憶装置
JP4641094B2 (ja) * 2000-11-17 2011-03-02 富士通セミコンダクター株式会社 半導体メモリ
JP4768163B2 (ja) * 2001-08-03 2011-09-07 富士通セミコンダクター株式会社 半導体メモリ
JP4188640B2 (ja) * 2002-08-08 2008-11-26 富士通マイクロエレクトロニクス株式会社 半導体記憶装置、半導体記憶装置の制御方法及び半導体記憶装置の試験方法

Also Published As

Publication number Publication date
EP1394806A3 (de) 2004-07-14
EP1394806B1 (de) 2007-07-18
TWI262503B (en) 2006-09-21
US6741516B2 (en) 2004-05-25
EP1394806A2 (de) 2004-03-03
JP3998539B2 (ja) 2007-10-31
DE60314948T2 (de) 2007-10-31
TW200403675A (en) 2004-03-01
KR100826549B1 (ko) 2008-05-02
KR20040019850A (ko) 2004-03-06
CN1479314A (zh) 2004-03-03
CN1258189C (zh) 2006-05-31
US20040042311A1 (en) 2004-03-04
JP2004087048A (ja) 2004-03-18

Similar Documents

Publication Publication Date Title
DE60238891D1 (de) Halbleiterspeicheranordnung
DE60222354D1 (de) Halbleiterspeicheranordnung
DE60332081D1 (de) Nichtflüchtige Halbleiterspeicheranordnung
DE60213560D1 (de) Halbleiterspeicher
DE60129073D1 (de) Halbleiterspeicheranordnung
DE60331799D1 (de) Halbleitervorrichtung
DE60102257D1 (de) Halbleiterspeicheranordnung
DE60314068D1 (de) Nichtflüchtiger Halbleiterspeicher
SE0200073D0 (sv) Delayed memory device
DE60213889D1 (de) Halbleiteranordnung
DE60239899D1 (de) Nichtflüchtige Halbleiterspeicheranordnung
DE60121865D1 (de) Nichtflüchtige Halbleiterspeicheranordnung
DE60126383D1 (de) Nichtflüchtige Halbleiterspeicheranordnung
DE60122045D1 (de) Nichtflüchtige Halbleiterspeicheranordnung
DE60317381D1 (de) Halbleiterspeicher
ITMI20020793A1 (it) Memoria a semiconduttore feram
DE60336787D1 (de) Halbleiterspeicher
DE60238952D1 (de) Halbleiteranordnungsherstellungsmethode
DE60218009D1 (de) Halbleiterspeichervorrichtung
DE60107174D1 (de) Halbleiterspeicheranordnung
DE60141945D1 (de) Halbleiterspeicheranordnung
DE60115745D1 (de) Halbleiterspeicheranordnung
DE60221466D1 (de) Nichtflüchtige Halbleiterspeicheranordnung
DE60033467D1 (de) Halbleiterspeicheranordnung
DE60215291D1 (de) Halbleiter Speicheranordnung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: FUJITSU MICROELECTRONICS LTD., TOKYO, JP

8327 Change in the person/name/address of the patent owner

Owner name: FUJITSU SEMICONDUCTOR LTD., YOKOHAMA, KANAGAWA, JP

8328 Change in the person/name/address of the agent

Representative=s name: SEEGER SEEGER LINDNER PARTNERSCHAFT PATENTANWAELTE