DE60238952D1 - Halbleiteranordnungsherstellungsmethode - Google Patents

Halbleiteranordnungsherstellungsmethode

Info

Publication number
DE60238952D1
DE60238952D1 DE60238952T DE60238952T DE60238952D1 DE 60238952 D1 DE60238952 D1 DE 60238952D1 DE 60238952 T DE60238952 T DE 60238952T DE 60238952 T DE60238952 T DE 60238952T DE 60238952 D1 DE60238952 D1 DE 60238952D1
Authority
DE
Germany
Prior art keywords
semiconductor device
device manufacturing
manufacturing
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60238952T
Other languages
English (en)
Inventor
Hideaki Kikuchi
Genichi Komuro
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Semiconductor Ltd
Original Assignee
Fujitsu Semiconductor Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Semiconductor Ltd filed Critical Fujitsu Semiconductor Ltd
Application granted granted Critical
Publication of DE60238952D1 publication Critical patent/DE60238952D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31105—Etching inorganic layers
    • H01L21/31111—Etching inorganic layers by chemical means
    • H01L21/31116—Etching inorganic layers by chemical means by dry-etching
    • H01L21/31122—Etching inorganic layers by chemical means by dry-etching of layers not containing Si, e.g. PZT, Al2O3
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
    • H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40—Capacitors
    • H01L28/55—Capacitors with a dielectric comprising a perovskite structure material
    • H01L28/56—Capacitors with a dielectric comprising a perovskite structure material the dielectric comprising two or more layers, e.g. comprising buffer layers, seed layers, gradient layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
    • H10B53/30—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors characterised by the memory core region
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40—Capacitors
    • H01L28/55—Capacitors with a dielectric comprising a perovskite structure material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40—Capacitors
    • H01L28/60—Electrodes

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Plasma & Fusion (AREA)
  • Materials Engineering (AREA)
  • Inorganic Chemistry (AREA)
  • Semiconductor Memories (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Drying Of Semiconductors (AREA)
DE60238952T 2002-02-28 2002-11-06 Halbleiteranordnungsherstellungsmethode Expired - Lifetime DE60238952D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002054440A JP2003257942A (ja) 2002-02-28 2002-02-28 半導体装置の製造方法

Publications (1)

Publication Number Publication Date
DE60238952D1 true DE60238952D1 (de) 2011-02-24

Family

ID=27678569

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60238952T Expired - Lifetime DE60238952D1 (de) 2002-02-28 2002-11-06 Halbleiteranordnungsherstellungsmethode

Country Status (6)

Country Link
US (1) US6682944B2 (de)
EP (2) EP1341218B1 (de)
JP (1) JP2003257942A (de)
KR (1) KR100832683B1 (de)
DE (1) DE60238952D1 (de)
TW (1) TWI267916B (de)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4865978B2 (ja) * 2002-02-28 2012-02-01 富士通セミコンダクター株式会社 半導体装置の製造方法
WO2004093193A1 (ja) * 2003-04-15 2004-10-28 Fujitsu Limited 半導体装置の製造方法
US7105400B2 (en) * 2003-09-30 2006-09-12 Kabushiki Kaisha Toshiba Manufacturing method of semiconductor device
JP3785170B2 (ja) * 2003-12-01 2006-06-14 株式会社東芝 半導体装置及びその製造方法
JP4551725B2 (ja) * 2004-09-13 2010-09-29 Ｏｋｉセミコンダクタ株式会社 半導体装置の製造方法
JP2006093451A (ja) * 2004-09-24 2006-04-06 Toshiba Corp 半導体装置
JP2006147771A (ja) * 2004-11-18 2006-06-08 Oki Electric Ind Co Ltd 強誘電体メモリ及びその製造方法
KR100663356B1 (ko) * 2005-02-14 2007-01-02 삼성전자주식회사 부분적 화학기계적 연마공정을 갖는 강유전체 메모리 소자제조방법들
JP4746357B2 (ja) * 2005-06-09 2011-08-10 富士通セミコンダクター株式会社 半導体装置の製造方法
JP4882548B2 (ja) * 2006-06-30 2012-02-22 富士通セミコンダクター株式会社 半導体装置及びその製造方法
JP2008028229A (ja) * 2006-07-24 2008-02-07 Seiko Epson Corp 強誘電体メモリの製造方法
WO2008114413A1 (ja) * 2007-03-20 2008-09-25 Fujitsu Microelectronics Limited 半導体装置の製造方法
JP5245383B2 (ja) * 2007-12-11 2013-07-24 富士通セミコンダクター株式会社 半導体装置の製造方法
JP5510162B2 (ja) * 2010-07-30 2014-06-04 日立金属株式会社 圧電体薄膜ウェハの製造方法、圧電体薄膜素子、及び圧電体薄膜デバイス
US9837605B2 (en) 2013-08-16 2017-12-05 Taiwan Semiconductor Manufacturing Company, Ltd. Memory cell having resistance variable film and method of making the same
US9224592B2 (en) * 2013-09-12 2015-12-29 Texas Intruments Incorporated Method of etching ferroelectric capacitor stack

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3122579B2 (ja) 1994-07-27 2001-01-09 シャープ株式会社 Ｐｔ膜のエッチング方法
JP2953974B2 (ja) * 1995-02-03 1999-09-27 松下電子工業株式会社 半導体装置の製造方法
KR100413649B1 (ko) * 1996-01-26 2004-04-28 마츠시타 덴끼 산교 가부시키가이샤 반도체장치의제조방법
JP3024747B2 (ja) 1997-03-05 2000-03-21 日本電気株式会社 半導体メモリの製造方法
EP1048064A1 (de) * 1998-01-13 2000-11-02 Applied Materials, Inc. Ätzmethoden für anisotropes platin-ätzprofil
US6232174B1 (en) * 1998-04-22 2001-05-15 Sharp Kabushiki Kaisha Methods for fabricating a semiconductor memory device including flattening of a capacitor dielectric film
KR100319879B1 (ko) 1998-05-28 2002-08-24 삼성전자 주식회사 백금족금속막식각방법을이용한커패시터의하부전극형성방법
US6368517B1 (en) * 1999-02-17 2002-04-09 Applied Materials, Inc. Method for preventing corrosion of a dielectric material
JP2001036024A (ja) 1999-07-16 2001-02-09 Nec Corp 容量及びその製造方法
KR100309077B1 (ko) * 1999-07-26 2001-11-01 윤종용 삼중 금속 배선 일 트랜지스터/일 커패시터 및 그 제조 방법

Also Published As

Publication number Publication date
JP2003257942A (ja) 2003-09-12
EP1341218A3 (de) 2004-08-11
TWI267916B (en) 2006-12-01
US20030166326A1 (en) 2003-09-04
EP1341218A2 (de) 2003-09-03
EP1592046A2 (de) 2005-11-02
KR20030071475A (ko) 2003-09-03
EP1341218B1 (de) 2012-01-11
US6682944B2 (en) 2004-01-27
EP1592046B1 (de) 2011-01-12
KR100832683B1 (ko) 2008-05-27
EP1592046A3 (de) 2008-05-07

Similar Documents

Publication Publication Date Title
TWI339888B (en) A method of manufacturing a semiconductor device
TWI346986B (en) Method of manufacturing a semiconductor device
DE60321873D1 (de) Herstellungsverfahren von einem Halbleiterbauelement
DE60331799D1 (de) Halbleitervorrichtung
DE60213889D1 (de) Halbleiteranordnung
TWI372462B (en) Method for manufacturing semiconductor device
DE60317862D1 (de) Lichtemittierende Halbleitervorrichtung
DE60238891D1 (de) Halbleiterspeicheranordnung
DE60222354D1 (de) Halbleiterspeicheranordnung
TWI350589B (en) A semiconductor device and a method of manufacturing the same
GB2398927B (en) Method for fabricating a semiconductor device
DE50308874D1 (de) Method for producing a semiconductor wafer
DE60238583D1 (de) Herstellungsverfahren eines Halbleiterbauelements
DE602004009821D1 (de) Halbleiterbauelement und Herstellungsverfahren dafür
AU2003303012A8 (en) Method of manufacturing a trench-gate semiconductor device
EP1699121A4 (de) Herstellungsverfahren für halbleiterbauelemente
DE60238952D1 (de) Halbleiteranordnungsherstellungsmethode
DE10238843B8 (de) Halbleiterbauelement
SG121844A1 (en) Device manufacturing method
TWI339866B (en) A semiconductor device and a method of manufacturing the same
EP1681727A4 (de) Halbleiterlichtemissionsbauelement und verfahren zu seiner herstellung
DE50306271D1 (de) Halbleiterlaservorrichtung
EP1619715A4 (de) Verfahren zur herstellung eines halbleiterbauelements
DE60225957D1 (de) Halbleiteranordnungsträger
DE60141945D1 (de) Halbleiterspeicheranordnung