DE2700873C2 - Verfahren zur Herstellung von komplementären Isolierschicht-Feldeffekttransistoren - Google Patents

Verfahren zur Herstellung von komplementären Isolierschicht-Feldeffekttransistoren

Info

Publication number
DE2700873C2
DE2700873C2 DE2700873A DE2700873A DE2700873C2 DE 2700873 C2 DE2700873 C2 DE 2700873C2 DE 2700873 A DE2700873 A DE 2700873A DE 2700873 A DE2700873 A DE 2700873A DE 2700873 C2 DE2700873 C2 DE 2700873C2
Authority
DE
Germany
Prior art keywords
oxide layer
layer
substrate
field oxide
layers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE2700873A
Other languages
German (de)
English (en)
Other versions
DE2700873A1 (de
Inventor
Yasunobu Kosa
Satoshi Kodaira Meguro
Kouichi Yaho Kunitachi Nagasawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Publication of DE2700873A1 publication Critical patent/DE2700873A1/de
Application granted granted Critical
Publication of DE2700873C2 publication Critical patent/DE2700873C2/de
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0188—Manufacturing their isolation regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H10W10/0127—
    • H10W10/13—
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/053—Field effect transistors fets
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/07—Guard rings and cmos
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/117—Oxidation, selective

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Element Separation (AREA)
DE2700873A 1976-01-12 1977-01-11 Verfahren zur Herstellung von komplementären Isolierschicht-Feldeffekttransistoren Expired DE2700873C2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP205776A JPS5286083A (en) 1976-01-12 1976-01-12 Production of complimentary isolation gate field effect transistor

Publications (2)

Publication Number Publication Date
DE2700873A1 DE2700873A1 (de) 1977-07-21
DE2700873C2 true DE2700873C2 (de) 1986-05-15

Family

ID=11518695

Family Applications (1)

Application Number Title Priority Date Filing Date
DE2700873A Expired DE2700873C2 (de) 1976-01-12 1977-01-11 Verfahren zur Herstellung von komplementären Isolierschicht-Feldeffekttransistoren

Country Status (4)

Country Link
US (2) US4110899A (ref)
JP (1) JPS5286083A (ref)
DE (1) DE2700873C2 (ref)
NL (1) NL186355C (ref)

Families Citing this family (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4013484A (en) * 1976-02-25 1977-03-22 Intel Corporation High density CMOS process
US4135955A (en) * 1977-09-21 1979-01-23 Harris Corporation Process for fabricating high voltage cmos with self-aligned guard rings utilizing selective diffusion and local oxidation
JPS5529116A (en) * 1978-08-23 1980-03-01 Hitachi Ltd Manufacture of complementary misic
IT1166587B (it) * 1979-01-22 1987-05-05 Ates Componenti Elettron Processo per la fabbricazione di transistori mos complementari ad alta integrazione per tensioni elevate
US5252505A (en) * 1979-05-25 1993-10-12 Hitachi, Ltd. Method for manufacturing a semiconductor device
JPS55156370A (en) * 1979-05-25 1980-12-05 Hitachi Ltd Manufacture of semiconductor device
JPS5643756A (en) * 1979-09-18 1981-04-22 Seiko Epson Corp Manufacture of semiconductor device
JPS5683078A (en) * 1979-12-11 1981-07-07 Mitsubishi Electric Corp Semiconductor device
JPS5691461A (en) * 1979-12-25 1981-07-24 Fujitsu Ltd Manufacturing of complementary mos integrated circuit
US4282648A (en) * 1980-03-24 1981-08-11 Intel Corporation CMOS process
NL186662C (nl) * 1980-04-29 1992-03-16 Philips Nv Werkwijze ter vervaardiging van een halfgeleiderinrichting.
JPS5736844A (en) * 1980-08-15 1982-02-27 Hitachi Ltd Semiconductor device
JPS5766659A (en) * 1980-10-09 1982-04-22 Toshiba Corp Manufacture of complementary mos semiconductor device
US4391650A (en) * 1980-12-22 1983-07-05 Ncr Corporation Method for fabricating improved complementary metal oxide semiconductor devices
US4382827A (en) * 1981-04-27 1983-05-10 Ncr Corporation Silicon nitride S/D ion implant mask in CMOS device fabrication
US4385947A (en) * 1981-07-29 1983-05-31 Harris Corporation Method for fabricating CMOS in P substrate with single guard ring using local oxidation
DE3133468A1 (de) * 1981-08-25 1983-03-17 Siemens AG, 1000 Berlin und 8000 München Verfahren zum herstellen von hochintegrierten komplementaeren mos-feldeffekttransistorschaltungen in siliziumgate-technologie
US4411058A (en) * 1981-08-31 1983-10-25 Hughes Aircraft Company Process for fabricating CMOS devices with self-aligned channel stops
US4426766A (en) 1981-10-21 1984-01-24 Hughes Aircraft Company Method of fabricating high density high breakdown voltage CMOS devices
US4528581A (en) * 1981-10-21 1985-07-09 Hughes Aircraft Company High density CMOS devices with conductively interconnected wells
JPS5885559A (ja) * 1981-11-18 1983-05-21 Nec Corp Ｃｍｏｓ型半導体集積回路装置
US4435895A (en) * 1982-04-05 1984-03-13 Bell Telephone Laboratories, Incorporated Process for forming complementary integrated circuit devices
IT1210872B (it) * 1982-04-08 1989-09-29 Ates Componenti Elettron Processo per la fabbricazione di transistori mos complementari in circuiti integrati ad alta densita' per tensioni elevate.
US4409726A (en) 1982-04-08 1983-10-18 Philip Shiota Method of making well regions for CMOS devices
US4412375A (en) 1982-06-10 1983-11-01 Intel Corporation Method for fabricating CMOS devices with guardband
JPS5955052A (ja) * 1982-09-24 1984-03-29 Hitachi Ltd 半導体集積回路装置の製造方法
US4462151A (en) * 1982-12-03 1984-07-31 International Business Machines Corporation Method of making high density complementary transistors
US4470191A (en) * 1982-12-09 1984-09-11 International Business Machines Corporation Process for making complementary transistors by sequential implantations using oxidation barrier masking layer
US4480375A (en) * 1982-12-09 1984-11-06 International Business Machines Corporation Simple process for making complementary transistors
EP0123384A1 (en) * 1983-02-25 1984-10-31 Western Digital Corporation Complementary insulated gate field effect integrated circuit structure and process for fabricating the structure
DE3314450A1 (de) * 1983-04-21 1984-10-25 Siemens AG, 1000 Berlin und 8000 München Verfahren zum herstellen von hochintegrierten komplementaeren mos-feldeffekttransistorschaltungen
DE3330851A1 (de) * 1983-08-26 1985-03-14 Siemens AG, 1000 Berlin und 8000 München Verfahren zum herstellen von hochintegrierten komplementaeren mos-feldeffekttransistorschaltungen
DE3477097D1 (en) * 1984-03-21 1989-04-13 Siemens Ag Method of producing a highly integrated circuit of mos field-effect transistors
JPS60166156U (ja) * 1985-03-07 1985-11-05 セイコーエプソン株式会社 相補型ｍｏｓ集積回路装置
NL8501720A (nl) * 1985-06-14 1987-01-02 Philips Nv Werkwijze voor het vervaardigen van een halfgeleiderinrichting waarbij een siliciumplak plaatselijk wordt voorzien van veldoxide met kanaalonderbreker.
US4685194A (en) * 1985-10-21 1987-08-11 The United States Of America As Represented By The Secretary Of The Air Force Direct moat self-aligned field oxide technique
JPS63146A (ja) * 1987-06-12 1988-01-05 Seiko Epson Corp 半導体装置
JPS63147A (ja) * 1987-06-12 1988-01-05 Seiko Epson Corp 半導体装置
JPH02224269A (ja) * 1989-12-29 1990-09-06 Seiko Epson Corp 半導体装置
JP2572653B2 (ja) * 1989-12-29 1997-01-16 セイコーエプソン株式会社 半導体装置の製造方法
US5212111A (en) * 1992-04-22 1993-05-18 Micron Technology, Inc. Local-oxidation of silicon (LOCOS) process using ceramic barrier layer
US5439842A (en) * 1992-09-21 1995-08-08 Siliconix Incorporated Low temperature oxide layer over field implant mask
US5328866A (en) * 1992-09-21 1994-07-12 Siliconix Incorporated Low temperature oxide layer over field implant mask
EP0637074A3 (en) * 1993-07-30 1995-06-21 Sgs Thomson Microelectronics Process for the production of active and isolated areas by split imaging.
US5679598A (en) * 1994-12-30 1997-10-21 Lsi Logic Corporation Method of making a CMOS dynamic random-access memory (DRAM)
US5622882A (en) * 1994-12-30 1997-04-22 Lsi Logic Corporation Method of making a CMOS dynamic random-access memory (DRAM)
US5648290A (en) * 1994-12-30 1997-07-15 Lsi Logic Corporation Method of making a CMOS dynamic random-access memory (DRAM)
US5783470A (en) * 1995-12-14 1998-07-21 Lsi Logic Corporation Method of making CMOS dynamic random-access memory structures and the like
US6090686A (en) * 1997-06-18 2000-07-18 Lucent Technologies, Inc. Locos isolation process using a layered pad nitride and dry field oxidation stack and semiconductor device employing the same
US5907777A (en) * 1997-07-31 1999-05-25 International Business Machines Corporation Method for forming field effect transistors having different threshold voltages and devices formed thereby
US5981326A (en) * 1998-03-23 1999-11-09 Wanlass; Frank M. Damascene isolation of CMOS transistors
US7049669B2 (en) * 2003-09-15 2006-05-23 Infineon Technologies Ag LDMOS transistor

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL160988C (nl) 1971-06-08 1979-12-17 Philips Nv Halfgeleiderinrichting met een halfgeleiderlichaam, be- vattende ten minste een eerste veldeffecttransistor met geisoleerde stuurelektrode en werkwijze voor de vervaar- diging van de halfgeleiderinrichting.
US3750268A (en) * 1971-09-10 1973-08-07 Motorola Inc Poly-silicon electrodes for c-igfets
US3712995A (en) * 1972-03-27 1973-01-23 Rca Corp Input transient protection for complementary insulated gate field effect transistor integrated circuit device
US3853633A (en) * 1972-12-04 1974-12-10 Motorola Inc Method of making a semi planar insulated gate field-effect transistor device with implanted field
JPS4991279A (ref) * 1972-12-29 1974-08-31
CA1001771A (en) * 1973-01-15 1976-12-14 Fairchild Camera And Instrument Corporation Method of mos transistor manufacture and resulting structure
US3888706A (en) * 1973-08-06 1975-06-10 Rca Corp Method of making a compact guard-banded mos integrated circuit device using framelike diffusion-masking structure
CA1017073A (en) * 1974-06-03 1977-09-06 Fairchild Camera And Instrument Corporation Complementary insulated gate field effect transistor structure and process for fabricating the structure
US3920481A (en) * 1974-06-03 1975-11-18 Fairchild Camera Instr Co Process for fabricating insulated gate field effect transistor structure
US4027380A (en) * 1974-06-03 1977-06-07 Fairchild Camera And Instrument Corporation Complementary insulated gate field effect transistor structure and process for fabricating the structure
US3983620A (en) * 1975-05-08 1976-10-05 National Semiconductor Corporation Self-aligned CMOS process for bulk silicon and insulating substrate device
US4047284A (en) * 1975-05-08 1977-09-13 National Semiconductor Corporation Self-aligned CMOS process for bulk silicon and insulating substrate device
JPS5215275A (en) * 1975-07-28 1977-02-04 Mitsubishi Electric Corp Method of manufacturing semiconductor device
US4013484A (en) * 1976-02-25 1977-03-22 Intel Corporation High density CMOS process

Also Published As

Publication number Publication date
US4110899A (en) 1978-09-05
DE2700873A1 (de) 1977-07-21
JPS5286083A (en) 1977-07-16
NL7700290A (nl) 1977-07-14
NL186355C (nl) 1990-11-01
JPS638622B2 (ref) 1988-02-23
USRE31079E (en) 1982-11-16
NL186355B (nl) 1990-06-01

Similar Documents

Publication Publication Date Title
DE2700873C2 (de) Verfahren zur Herstellung von komplementären Isolierschicht-Feldeffekttransistoren
DE3019850C2 (ref)
DE3685970T2 (de) Verfahren zum herstellen eines halbleiterbauelements.
DE69032735T2 (de) Verfahren zum Herstellen von Hochspannungs- und Niederspannungs-CMOS-Transistoren in einem einzigen integrierten Schaltungs-Chip
DE2933849C2 (ref)
DE4235534C2 (de) Verfahren zum Isolieren von Feldeffekttransistoren
DE69012611T2 (de) Verfahren zum Herstellen bipolarer vertikaler Transistoren und von Hochspannungs-CMOS-Transistoren in einer einzigen integrierten Schaltung.
DE2745857C2 (ref)
DE69209678T2 (de) Halbleiteranordnung für Hochspannungsverwendung und Verfahren zur Herstellung
DE4208537C2 (de) MOS-FET-Struktur und Verfahren zu deren Herstellung
DE3334337A1 (de) Verfahren zur herstellung einer integrierten halbleitereinrichtung
DE4224793A1 (de) Duennfilmfeldeffektelement und herstellungsverfahren dafuer
EP0001574B1 (de) Halbleiteranordnung für Widerstandsstrukturen in hochintegrierten Schaltkreisen und Verfahren zur Herstellung dieser Halbleiteranordnung
DE2253702B2 (de) Verfahren zur Herstellung eines Halbleiterbauelementes
DE4221039C2 (de) Verfahren zur Herstellung einer Halbleitervorrichtung mit einem vertikalen Halbleiterelement und einem weiteren Halbleiterbauelement
DE69231484T2 (de) Verfahren zur Herstellung von Isolationszonen des LOCOS-Typs für integrierte Schaltungen vom MOS-Typ
DE4440109A1 (de) Verfahren zum Herstellen einer Halbleitervorrichtung mit MOSFET
DE69105621T2 (de) Herstellungsverfahren eines Kanals in MOS-Halbleiteranordnung.
DE69508302T2 (de) MOSFET mit LDD Struktur und Verfahren zur Herstellung
DE3688757T2 (de) Verfahren zur Herstellung von Halbleiteranordnungen mit Isolationszonen.
DE3421927C2 (de) Vertikal-MOS-Transistor und Verfahren zu dessen Herstellung
DE69226569T2 (de) Selbstjustierender Polysilizium-T-Gatekontakt
DE69519016T2 (de) Hochspannungs-ldd-mosfet mit erhöhter durchbruchspannung und herstellungsverfahren
DE2927227C2 (de) Verfahren zur Herstellung von Halbleiter-Bauelementen
DE68925092T2 (de) MOS-Feldeffekttransistor

Legal Events

Date Code Title Description
8128 New person/name/address of the agent

Representative=s name: VON FUENER, A., DIPL.-CHEM. DR.RER.NAT. EBBINGHAUS

8128 New person/name/address of the agent

Representative=s name: STREHL, P., DIPL.-ING. DIPL.-WIRTSCH.-ING. SCHUEBE

Q176 The application caused the suspense of an application

Ref document number: 2707652

Country of ref document: DE

D2 Grant after examination
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Free format text: STREHL, P., DIPL.-ING. DIPL.-WIRTSCH.-ING. SCHUEBEL-HOPF, U., DIPL.-CHEM. DR.RER.NAT., PAT.-ANWAELTE, 8000 MUENCHEN