CN1675765A - 高功率mcm封装 - Google Patents

高功率mcm封装 Download PDF

Info

Publication number
CN1675765A
CN1675765A CNA038198134A CN03819813A CN1675765A CN 1675765 A CN1675765 A CN 1675765A CN A038198134 A CNA038198134 A CN A038198134A CN 03819813 A CN03819813 A CN 03819813A CN 1675765 A CN1675765 A CN 1675765A
Authority
CN
China
Prior art keywords
chip module
module according
contact
web part
semiconductor element
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CNA038198134A
Other languages
English (en)
Other versions
CN100373604C (zh
Inventor
C·P·斯卡佛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies North America Corp
Original Assignee
International Rectifier Corp USA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Rectifier Corp USA filed Critical International Rectifier Corp USA
Publication of CN1675765A publication Critical patent/CN1675765A/zh
Application granted granted Critical
Publication of CN100373604C publication Critical patent/CN100373604C/zh
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601—Structure
    • H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0618—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/06181—On opposite sides of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/331—Disposition
    • H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/33181—On opposite sides of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001—Core members of the connector
    • H01L2224/37099—Material
    • H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001—Core members of the connector
    • H01L2224/37099—Material
    • H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/37147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/3754—Coating
    • H01L2224/37599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401—Disposition
    • H01L2224/40135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/40137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401—Disposition
    • H01L2224/40135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/40137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H01L2224/40139—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate with an intermediate bond, e.g. continuous strap daisy chain
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401—Disposition
    • H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/40245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/40247—Connecting the strap to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73263—Layer and strap connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/83801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848—Bonding techniques
    • H01L2224/84801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848—Bonding techniques
    • H01L2224/8485—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1203—Rectifying Diode
    • H01L2924/12032—Schottky diode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1301—Thyristor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H01L2924/13055—Insulated gate bipolar transistor [IGBT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Inverter Devices (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

一种多芯片模块(54)包括导电元件，该导电元件用作连接器，用于电连接至少两个功率半导体器件(30、42)的各个电接触件并用作输出连接器。导电元件提高了通过模块的顶部传递来自功率半导体器件的热量的性能。

Description

高功率MCM封装
相关申请
本申请基于2002年7月15日提交的第60/396,342号的美国临时专利申请，并要求其优先权。
技术领域
本发明涉及多芯片模块，特别涉及多芯片电源模块。
背景技术
多芯片模块(MCM)是公知的。典型的MCM包括设置在一个或多个衬底上的多个不同元件，其中衬底被封闭在模制外壳内。不同元件形成用于例如驱动电机的电子电路。这种电路通常包括可以按照各种方式彼此连接在一起的功率半导体器件。
用于驱动电机的常规电路布置公知为半桥式的。半桥布置包括串联连接的两个功率半导体器件。用在半桥布置中的典型的功率半导体器件是MOSFET，尽管其它功率半导体器件也可以使用。
图1示出了使用一对串联连接的MOSFET10、12的半桥布置。如图1所示，MOSFET10的源电极电连接到MOSFET12的漏电极上。在这种结构中，输入电压Vin连接到MOSFET10的漏电极上，而MOSFET12的源电极接地。输出电压Vout在MOSFET10和MOSFET12的连接节点处抽头。通常，一个或多个肖特基(schottky)二极管14在输出节点Vout和地之间与MOSFET12并联连接，从而使停滞时间(dead-time)传导周期(conduction period)期间的损失最小。
半桥布置被广泛地用在电源装置中。图2示意性地示出了MCM中的常规半桥布置。参见这些图，根据常规布置，MOSFET10、12设置在公共电路板18上。电路板18可以是导热的，从而可以将在工作期间由MOSFET产生的热量传输到热沉(未示出)，而热沉可以设置成与电路板18热接触。合适的电路板18可以是绝缘金属衬底(IMS)。如图2所示，每个MOSFET10、12的漏电极10A、12A电连接到衬底18上的各个导电焊盘22、24。为了完成半桥，MOSFET10的源电极10B例如通过路由器电连接到MOSFET12的漏电极12A，MOSFET12的源电极12B连接到地，MOSFET10的漏电极10A连接到电压源，如图2中示意性地示出的。任选地，如图2所示，肖特基二极管14可以连接在MOSFET12的漏电极12A和源电极12B之间，如本领域公知的那样。
发明内容
本发明的目的是提供一种呈现改进的热处理的紧凑MCM。
根据本发明优选实施例的MCM包括传统的功率半导体器件，如常规的垂直传导MOSFET，和设置成半桥结构的倒装片(flip-chip)。如这里使用的，倒装片是使其控制电极和源电极连接到电路板上的各个焊盘的功率半导体器件。根据本发明的一个方案，使用公共导电元件将一个功率半导体器件的漏电极电连接到另一个功率半导体器件的源电极上。功率半导体器件的其它电极连接到电路板上的各个焊盘上。
导电元件包括连接到功率半导体器件的腹板部分(web portion)以及一体地连接到腹板部分的连接器，该连接器用作将腹板部分连接到电路板上的各个导电焊盘上的电连接。因此连接器用作到半桥的输出节点的连接。
根据本发明的第一实施例，连接器从导电元件的腹板部分的一端延伸出去。即，导电元件是L形的。
根据第二实施例，连接器从腹板部分的相对端之间的位置延伸出去。即，导电元件是T形的。
根据第三实施例，腹板部分包括在其相对边缘上接触的球，从而代替了整体的连接器。
将从参照附图的本发明的下面说明中更明显看出本发明的其它特征和优点。
附图说明
图1表示根据现有技术的半桥电路的电路结构；
图2表示用在根据现有技术的常规MCM中的半桥结构；
图3表示根据本发明的结构；
图4表示根据本发明的MCM布局的顶部平面图；
图5表示在箭头方向沿着线5-5看到的根据本发明第一实施例的MCM的剖面图；
图6表示在箭头方向沿着线5-5看到的根据本发明第二实施例的MCM的剖面图；
图7示意性地表示根据本发明第三实施例的MCM的一部分的剖面图；
图8A-8C表示用在根据本发明的MCM中的公共导电元件的变形；
图9示意性地表示根据本发明第四实施例的MCM的一部分的剖面图。
具体实施方式
参见图3，根据本发明的MCM包括半桥电路，它是通过一对串联连接的功率半导体器件来实现的，其中一个功率半导体器件是常规器件，另一个是倒装片。根据本发明的优选实施例，第一个功率半导体器件是常规垂直传导功率MOSFET30，它具有设置在其第一主表面上的源极接触件32和栅极接触件34以及位于其相对的第二主表面上的漏极接触件36。功率MOSFET30的漏极接触件36例如通过焊料层或导电环氧树脂电连接到导电焊盘38上。导电焊盘38是印刷电路板40的一部分。印刷电路板40可以是被绝缘的金属衬底(IMS)或双键合铜(DBC)，它包括其上设置导电焊盘38的导热但电绝缘的衬底39。引线框架结构可以代替印刷电路板而不脱离本发明。
根据本发明的一个方案，本发明的MCM中的另一个功率半导体器件是倒装式MOSFET42。倒装式MOSFET42包括在一个主表面上的漏电极44和在其相对主表面上的源电极46和栅电极48。源电极46电连接到导电焊盘50，而栅电极48电连接到导电焊盘52。导电焊盘50和导电焊盘52设置在衬底39和电路板40的形成部分上。可选地，肖特基二极管(未示出)在输出节点和地之间与倒装片42并联连接，以便使停滞时间(dead-time)传导期间的损失最小。
如图3示意性地示出的，根据本发明的半桥电路通过将MOSFET30的源极接触件32直接连接到倒装式MOSFET42的漏极接触件44上来实现，从而获得图1所示的串联连接。在图3所示的优选结构中，导电焊盘38用作输入连接点Vin，而导电焊盘50用作地连接点。在优选实施例中，输出连接点Vout是MOSFET30的源极接触件32和倒装式MOSFET42的漏极接触件44之间的点。
图4示出了根据本发明的MCM54的顶部平面图。MCM54包括其上设置多个元件C1、C2、C3、C4的印刷电路板40。根据本发明的一个方案，MCM54也包括导电元件56。导电元件56用于将功率半导体器件如常规MOSFET30(图3)连接到倒装片半导体器件，如倒装式MOSFET42(图3)，并且还用作根据图3所示布置的输出连接点。如传统公知的，模制外壳58包封设置在电路板40上的所有元件。形成在电路板40上的电路可以经外部引线(未示出)连接到外部部件上，其中外部引线可以设置在模制外壳58的外部的任何位置上。例如，外部引线可以按照球栅阵列(BGA)或基板阵列格式(land array format)设置在MCM54的边缘上或设置在电路板40的底表面上。
图5示出了在箭头方面看到的沿着线5-5的MCM54的剖面图。如图5所示，根据本发明第一实施例，MCM54包括导电元件56。导电元件56包括腹板部分60，该腹板部分60将倒装式MOSFET 42的漏极接触件44连接到常规MOSFET30的源极接触件32上。如前面参照图3所述的，倒装式MOSFET42的源极接触件46通过导电层62如焊料或导电环氧树脂电连接到导电焊盘50。同样，倒装式MOSFET42的栅极接触件48通过导电层62电连接到导电焊盘52。常规MOSFET30的漏极接触件36也通过导电层62电连接到导电焊盘38。
根据本发明的一个方案，导电元件56还包括连接器64，连接器64从其一端伸出并通过导电层62电连接到导电焊盘66。腹板部分60和连接器64彼此成一体，并且在本发明的优选实施例中，它们形成一个主体。
在根据本发明的MCM中，导电焊盘66用作半桥电路的输出Vout(图3)，而导电焊盘50和导电焊盘38分别连接到地和输入Vin(图3)。
图6表示根据本发明第二实施例的MCM54的剖面图。图6所示的剖面图是在其中所示的箭头方向看到的沿着图4的线5-5截取的。在图6所示的实施例中，导电元件56包括设置在常规MOSFET30和倒装式MOSFET42之间的连接器64。此外，第二实施例的所有特征与第一实施例的相同，因此这里不再说明。
如图5和6所示，常规MOSFET30和倒装式MOSFET42被夹在导电元件56的腹板部分60和电路板40之间，因此，由于它们各自的厚度，使导电元件56的腹板部分60与电路板40隔开。因此，为了电连接导电焊盘66，导电元件56的连接器64延伸到导电焊盘66。
如从图5清楚看出的，导电元件56是L形的，导电元件56的连接器64设置在其一端。如本发明第二实施例中使用的导电元件56可以是T形的，因此将其连接器64设置在腹板部分60的中间附近的任何位置上，如图6所示。
参见图7，根据本发明第三实施例的MCM54包括导电元件56，它具有平坦的腹板部分60，与第一和第二实施例相同，该腹板部分60将倒装式MOSFET42的漏极接触件44连接到常规MOSFET30的源极接触件32。如本发明第三实施例中使用的导电元件56可以是IMS，它具有用作平坦腹板部分60的金属导电层、导热但电绝缘的陶瓷体67以及与腹板部分60相对设置的另一个金属导电层61。在第三实施例中使用IMS允许合适地布线以及常规MOSFET30的栅电极(未示出)的连接。
本发明第三实施例中的导电元件56还包括连接器64。本发明第三实施例中的连接器64是连接到导电焊盘66和腹板部分60的导电球。在第三实施例中，常规MOSFET30的漏极接触件36以及倒装式MOSFET42的源极接触件46和栅极接触件48通过导电球68连接到各个导电焊盘38、50、52。
参见图8A-8C，根据本发明的导电元件56可以包括其它增强装置。例如，如图8A所示，根据第一实施例的公共导电元件56可包括在其顶表面上的脊70。脊70增加了导电元件56的顶表面面积，这可帮助消散更多的热量并帮助导电元件56更好地粘接到MCM54的模制外壳58的树脂模具上。
参见图8B，根据第一实施例的导电元件56可包括设置在其相对边缘上的一对凹槽72、74。凹槽72、74允许树脂模具形成在导电元件56的周围，由此获得导电元件56和模制外壳58的树脂模具之间的更好的粘接性。
参见图8C，根据第一实施例的导电元件56可以只形成为具有一个凹槽72。
图8A-8C中所示的所有增强装置也可以适用于第二和第三实施例中使用的导电元件56。
参见图9，根据本发明第四实施例，导电元件56可以通过模制外壳58露出，从而提高从MCM的顶部进行的散热。
在本发明的优选实施例中，导电元件56可以由铜或铜合金构成。但是，在不脱离本发明的情况下也可以使用其它合适材料。
而且，在本发明的优选实施例中，形成半桥电路的功率半导体器件可以是MOSFET。其它的功率半导体器件如IGBT、功率双极晶体管、半导体闸流管和功率二极管等，可以代替根据本发明的包括导电元件56的MCM中的一个或两个功率半导体器件。
尽管前面已经关于其特殊实施例介绍了本发明，很多其它改形和修改方式以及其它用途对于本领域技术人员是很明显的。优选地，本发明不受种类具体公开的限制，而只受所附权利要求的限制。

Claims (17)

1.一种多芯片模块，包括：
具有设置在其主表面上的第一导电焊盘、第二导电焊盘和第三导电焊盘的衬底；
导电元件，所述导电元件包括腹板部分和从所述腹板部分的第一主表面伸出的连接器；
第一半导体管芯和第二半导体管芯，每个半导体管芯具有设置在其第一主表面上的第一指示的第一接触件和设置在其第二相对主表面上的第二指示的第二接触件；
其中所述第一半导体管芯的所述第一接触件电连接到所述第一导电焊盘，所述第二半导体管芯的所述第二接触件连接到所述第二导电焊盘，所述连接器连接到所述第三导电焊盘，并且所述第一半导体管芯的所述第二接触件和所述第二半导体管芯的所述第一接触件连接到所述腹板部分的所述第一主表面上。
2.根据权利要求1所述的多芯片模块，其中所述衬底是绝缘金属衬底、双键合铜或引线框架结构之一。
3.根据权利要求1所述的多芯片模块，其中所述半导体管芯是MOSFET，其所述第一接触件是源极接触件，其所述第二接触件是漏极接触件。
4.根据权利要求1所述的多芯片模块，其中每个所述半导体管芯是MOSFET或IGBT之一。
5.根据权利要求1所述的多芯片模块，还包括模制外壳。
6.根据权利要求5所述的多芯片模块，其中所述导电元件通过所述模制外壳至少部分地露出，从而散去来自所述半导体管芯的热量。
7.根据权利要求1所述的多芯片模块，其中所述腹板部分包括两个自由端，所述连接器设置在所述腹板部分的一端。
8.根据权利要求1所述的多芯片模块，其中所述腹板部分包括两个自由端，所述连接器设置在所述两个自由端之间。
9.根据权利要求1所述的多芯片模块，其中所述元件是L形的。
10.根据权利要求1所述的多芯片模块，其中所述元件是T形的。
11.根据权利要求1所述的多芯片模块，还包括与所述衬底热接触的热沉。
12.根据权利要求1所述的多芯片模块，还包括与所述元件热连通的热沉。
13.根据权利要求1所述的多芯片模块，其中所述腹板部分包括从所述腹板部分的第二主表面伸出的多个脊。
14.根据权利要求1所述的多芯片模块，其中所述腹板部分包括在其每个相对端上的凹槽。
15.根据权利要求1所述的多芯片模块，其中所述腹板部分包括在其一端上的凹槽。
16.根据权利要求1所述的多芯片模块，其中所述连接器是球接触件。
17.根据权利要求1所述的多芯片模块，其中所述元件包括另一个球接触件，每个所述球接触件设置在所述腹板部分的各个端上。
CNB038198134A 2002-07-15 2003-07-15 高功率mcm封装 Expired - Lifetime CN100373604C (zh)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US39634202P 2002-07-15 2002-07-15
US60/396,342 2002-07-15
US10/620,029 US6946740B2 (en) 2002-07-15 2003-07-14 High power MCM package
US10/620,029 2003-07-14
PCT/US2003/022160 WO2004008532A2 (en) 2002-07-15 2003-07-15 High power mcm package

Publications (2)

Publication Number Publication Date
CN1675765A true CN1675765A (zh) 2005-09-28
CN100373604C CN100373604C (zh) 2008-03-05

Family

ID=30118580

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB038198134A Expired - Lifetime CN100373604C (zh) 2002-07-15 2003-07-15 高功率mcm封装

Country Status (5)

Country Link
US (1) US6946740B2 (zh)
KR (1) KR100616129B1 (zh)
CN (1) CN100373604C (zh)
AU (1) AU2003249283A1 (zh)
WO (1) WO2004008532A2 (zh)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101419964B (zh) * 2007-10-26 2012-10-10 英飞凌科技股份公司 具有多个半导体芯片的装置
CN103367321A (zh) * 2012-03-27 2013-10-23 英飞凌科技股份有限公司 芯片装置及形成芯片装置的方法
CN103515370A (zh) * 2012-06-21 2014-01-15 尼克森微电子股份有限公司 功率半导体封装体及其制造方法
CN103515336A (zh) * 2012-06-27 2014-01-15 英飞凌科技股份有限公司 芯片封装、芯片布置、电路板以及用于制造芯片封装的方法
CN103985703A (zh) * 2013-02-11 2014-08-13 英飞凌科技奥地利有限公司 功率晶体管布置以及具有该布置的封装体
CN104766848A (zh) * 2014-01-07 2015-07-08 英飞凌科技奥地利有限公司 具有背侧管芯连接的芯片嵌入的封装
CN106158734A (zh) * 2014-10-03 2016-11-23 力祥半导体股份有限公司 半导体封装装置
CN106505058A (zh) * 2016-12-05 2017-03-15 嘉盛半导体(苏州)有限公司 半导体多芯片模块系统
CN108417567A (zh) * 2017-02-09 2018-08-17 株式会社东芝 半导体模块
CN113053850A (zh) * 2021-03-16 2021-06-29 苏州悉智科技有限公司 功率模块封装结构

Families Citing this family (84)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7045884B2 (en) * 2002-10-04 2006-05-16 International Rectifier Corporation Semiconductor device package
US6873043B2 (en) * 2003-03-10 2005-03-29 Delphi Technologies, Inc. Electronic assembly having electrically-isolated heat-conductive structure
EP1661178B1 (de) * 2003-09-05 2006-12-06 Rohde & Schwarz GmbH & Co. KG Elektronisches Bauelement mit Kühlfläche
JP2005217072A (ja) 2004-01-28 2005-08-11 Renesas Technology Corp 半導体装置
JP4489485B2 (ja) 2004-03-31 2010-06-23 株式会社ルネサステクノロジ 半導体装置
US7301235B2 (en) * 2004-06-03 2007-11-27 International Rectifier Corporation Semiconductor device module with flip chip devices on a common lead frame
CN101019217A (zh) * 2004-06-03 2007-08-15 国际整流器公司 具有公共引线框架上的倒装芯片设备的半导体设备模块
US8390131B2 (en) * 2004-06-03 2013-03-05 International Rectifier Corporation Semiconductor device with reduced contact resistance
JP2008502158A (ja) * 2004-06-03 2008-01-24 インターナショナル レクティファイアー コーポレイション 平面性と放熱性の良好な高出力マルチチップモジュールパッケージ
US7501702B2 (en) * 2004-06-24 2009-03-10 Fairchild Semiconductor Corporation Integrated transistor module and method of fabricating same
US7202105B2 (en) * 2004-06-28 2007-04-10 Semiconductor Components Industries, L.L.C. Multi-chip semiconductor connector assembly method
US7298034B2 (en) 2004-06-28 2007-11-20 Semiconductor Components Industries, L.L.C. Multi-chip semiconductor connector assemblies
US7202106B2 (en) * 2004-06-28 2007-04-10 Semiconductor Components Industries, L.L.C. Multi-chip semiconductor connector and method
JP2006049341A (ja) 2004-07-30 2006-02-16 Renesas Technology Corp 半導体装置およびその製造方法
US7205653B2 (en) * 2004-08-17 2007-04-17 Delphi Technologies, Inc. Fluid cooled encapsulated microelectronic package
DE102004063851B4 (de) * 2004-12-30 2020-01-09 Robert Bosch Gmbh Verfahren zur Herstellung einer elektronischen Schaltung
JP4343117B2 (ja) * 2005-01-07 2009-10-14 株式会社ルネサステクノロジ 半導体装置およびその製造方法
US7230333B2 (en) * 2005-04-21 2007-06-12 International Rectifier Corporation Semiconductor package
JP2008545274A (ja) * 2005-06-30 2008-12-11 フェアチャイルド セミコンダクター コーポレイション 半導体ダイ・パッケージ及びその製造方法
US7504733B2 (en) 2005-08-17 2009-03-17 Ciclon Semiconductor Device Corp. Semiconductor die package
US7439100B2 (en) * 2005-08-18 2008-10-21 Semiconductor Components Industries, L.L.C. Encapsulated chip scale package having flip-chip on lead frame structure and method
US7560808B2 (en) * 2005-10-19 2009-07-14 Texas Instruments Incorporated Chip scale power LDMOS device
DE102005055761B4 (de) * 2005-11-21 2008-02-07 Infineon Technologies Ag Leistungshalbleiterbauelement mit Halbleiterchipstapel in Brückenschaltung und Verfahren zur Herstellung desselben
DE102006006423B4 (de) * 2006-02-13 2009-06-10 Semikron Elektronik Gmbh & Co. Kg Leistungshalbleitermodul und zugehöriges Herstellungsverfahren
DE102006008632B4 (de) * 2006-02-21 2007-11-15 Infineon Technologies Ag Leistungshalbleiterbauteil und Verfahren zu dessen Herstellung
US7446375B2 (en) * 2006-03-14 2008-11-04 Ciclon Semiconductor Device Corp. Quasi-vertical LDMOS device having closed cell layout
US7768075B2 (en) 2006-04-06 2010-08-03 Fairchild Semiconductor Corporation Semiconductor die packages using thin dies and metal substrates
US7618896B2 (en) * 2006-04-24 2009-11-17 Fairchild Semiconductor Corporation Semiconductor die package including multiple dies and a common node structure
US7804131B2 (en) * 2006-04-28 2010-09-28 International Rectifier Corporation Multi-chip module
DE102006037118B3 (de) * 2006-08-07 2008-03-13 Infineon Technologies Ag Halbleiterschaltmodul für Bordnetze mit mehreren Halbleiterchips, Verwendung eines solchen Halbleiterschaltmoduls und Verfahren zur Herstellung desselben
US20080036078A1 (en) * 2006-08-14 2008-02-14 Ciclon Semiconductor Device Corp. Wirebond-less semiconductor package
US7999369B2 (en) 2006-08-29 2011-08-16 Denso Corporation Power electronic package having two substrates with multiple semiconductor chips and electronic components
US7557434B2 (en) * 2006-08-29 2009-07-07 Denso Corporation Power electronic package having two substrates with multiple electronic components
DE102006040838B4 (de) * 2006-08-31 2009-11-12 DENSO CORPORATION, Kariya-shi Elektronische Leistungspackung mit zwei Substraten mit mehreren Halbleiterchips und elektronischen Komponenten
DE102006040820B4 (de) * 2006-08-31 2009-07-02 Denso Corporation, Kariya Elektrische Leistungspackung mit zwei Substraten mit mehreren elektronischen Komponenten
DE102007007142B4 (de) * 2007-02-09 2008-11-13 Infineon Technologies Ag Nutzen, Halbleiterbauteil sowie Verfahren zu deren Herstellung
DE102007013186B4 (de) * 2007-03-15 2020-07-02 Infineon Technologies Ag Halbleitermodul mit Halbleiterchips und Verfahren zur Herstellung desselben
DE102007015893A1 (de) 2007-04-02 2008-10-09 Osram Opto Semiconductors Gmbh Optoelektronische Anordnung sowie Verfahren zum Betrieb und Verfahren zur Herstellung einer optoelektronischen Anordnung
DE102007020656B4 (de) * 2007-04-30 2009-05-07 Infineon Technologies Ag Werkstück mit Halbleiterchips, Halbleiterbauteil und Verfahren zur Herstellung eines Werkstücks mit Halbleiterchips
US7687895B2 (en) * 2007-04-30 2010-03-30 Infineon Technologies Ag Workpiece with semiconductor chips and molding, semiconductor device and method for producing a workpiece with semiconductors chips
US7750445B2 (en) * 2007-09-18 2010-07-06 Fairchild Semiconductor Corporation Stacked synchronous buck converter
US8253241B2 (en) 2008-05-20 2012-08-28 Infineon Technologies Ag Electronic module
US8829624B2 (en) * 2008-06-30 2014-09-09 Fairchild Semiconductor Corporation Power device with monolithically integrated RC snubber
US7969018B2 (en) * 2008-07-15 2011-06-28 Infineon Technologies Ag Stacked semiconductor chips with separate encapsulations
US7759778B2 (en) * 2008-09-15 2010-07-20 Delphi Technologies, Inc. Leaded semiconductor power module with direct bonding and double sided cooling
US8049312B2 (en) * 2009-01-12 2011-11-01 Texas Instruments Incorporated Semiconductor device package and method of assembly thereof
JP2010165923A (ja) * 2009-01-16 2010-07-29 Renesas Electronics Corp 半導体装置、及びその製造方法
US8358014B2 (en) * 2009-05-28 2013-01-22 Texas Instruments Incorporated Structure and method for power field effect transistor
US8410601B2 (en) * 2009-11-15 2013-04-02 Microsemi Corporation RF package
US8034666B2 (en) * 2009-11-15 2011-10-11 Microsemi Corporation Multi-layer thick-film RF package
CN102339818B (zh) * 2010-07-15 2014-04-30 台达电子工业股份有限公司 功率模块及其制造方法
EP2453476A1 (en) * 2010-11-12 2012-05-16 Nxp B.V. Semiconductor device packaging method and semiconductor device package
US8847408B2 (en) * 2011-03-02 2014-09-30 International Rectifier Corporation III-nitride transistor stacked with FET in a package
US8344464B2 (en) 2011-05-19 2013-01-01 International Rectifier Corporation Multi-transistor exposed conductive clip for high power semiconductor packages
US8614503B2 (en) 2011-05-19 2013-12-24 International Rectifier Corporation Common drain exposed conductive clip for high power semiconductor packages
US8643176B2 (en) * 2011-07-27 2014-02-04 Infineon Technologies Ag Power semiconductor chip having two metal layers on one face
JP5798412B2 (ja) * 2011-08-25 2015-10-21 日産自動車株式会社 半導体モジュール
US9673163B2 (en) * 2011-10-18 2017-06-06 Rohm Co., Ltd. Semiconductor device with flip chip structure and fabrication method of the semiconductor device
US8581416B2 (en) * 2011-12-15 2013-11-12 Semiconductor Components Industries, Llc Method of forming a semiconductor device and leadframe therefor
JP5569555B2 (ja) * 2012-05-17 2014-08-13 株式会社デンソー 配線部材、および、これを用いた半導体モジュール
TWI493680B (zh) * 2012-05-23 2015-07-21 尼克森微電子股份有限公司 功率半導體封裝體及其製造方法
US8698293B2 (en) * 2012-05-25 2014-04-15 Infineon Technologies Ag Multi-chip package and method of manufacturing thereof
CN102843862B (zh) * 2012-09-04 2015-03-25 西安永电电气有限责任公司 一种igbt模块的电路板结构及封装结构
US9576887B2 (en) * 2012-10-18 2017-02-21 Infineon Technologies Americas Corp. Semiconductor package including conductive carrier coupled power switches
US9054040B2 (en) 2013-02-27 2015-06-09 Infineon Technologies Austria Ag Multi-die package with separate inter-die interconnects
US9041170B2 (en) 2013-04-02 2015-05-26 Infineon Technologies Austria Ag Multi-level semiconductor package
US9620475B2 (en) 2013-12-09 2017-04-11 Infineon Technologies Americas Corp Array based fabrication of power semiconductor package with integrated heat spreader
US9570379B2 (en) 2013-12-09 2017-02-14 Infineon Technologies Americas Corp. Power semiconductor package with integrated heat spreader and partially etched conductive carrier
US9653386B2 (en) * 2014-10-16 2017-05-16 Infineon Technologies Americas Corp. Compact multi-die power semiconductor package
US9704787B2 (en) 2014-10-16 2017-07-11 Infineon Technologies Americas Corp. Compact single-die power semiconductor package
US9196577B2 (en) * 2014-01-09 2015-11-24 Infineon Technologies Ag Semiconductor packaging arrangement
US9171828B2 (en) 2014-02-05 2015-10-27 Texas Instruments Incorporated DC-DC converter having terminals of semiconductor chips directly attachable to circuit board
US9659854B2 (en) 2014-04-16 2017-05-23 Gan Systems Inc. Embedded packaging for devices and systems comprising lateral GaN power transistors
US9613892B2 (en) 2014-10-31 2017-04-04 Hamilton Sundstrand Corporation Solid state contactor with improved interconnect structure
US10685904B2 (en) * 2014-11-21 2020-06-16 Delta Electronics, Inc. Packaging device and manufacturing method thereof
EP3065172A1 (en) * 2015-03-06 2016-09-07 Nxp B.V. Semiconductor device
US10529651B2 (en) * 2015-03-26 2020-01-07 Great Wall Semiconductor Corporation Co-packaged die on leadframe with common contact
DE102015104995B4 (de) 2015-03-31 2020-06-04 Infineon Technologies Austria Ag Verbindungshalbleitervorrichtung mit einem mehrstufigen Träger
EP3086361A3 (de) * 2015-04-02 2017-01-25 Heraeus Deutschland GmbH & Co. KG Verfahren zum herstellen einer substratanordnung mit einem vorfixiermittel, entsprechende substratanordnung, verfahren zum verbinden eines elektronikbauteils mit einer substratanordnung mit anwendung eines auf dem elektronikbauteil und/oder der substratanordnung aufgebrachten vorfixiermittels und mit einer substratanordnung verbundenes elektronikbauteil
US10256168B2 (en) 2016-06-12 2019-04-09 Nexperia B.V. Semiconductor device and lead frame therefor
US10892210B2 (en) * 2016-10-03 2021-01-12 Delta Electronics, Inc. Package structures
JP6809294B2 (ja) * 2017-03-02 2021-01-06 三菱電機株式会社 パワーモジュール
TWI698969B (zh) * 2019-08-14 2020-07-11 朋程科技股份有限公司 功率元件封裝結構
US11342248B2 (en) 2020-07-14 2022-05-24 Gan Systems Inc. Embedded die packaging for power semiconductor devices

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2708320B2 (ja) 1992-04-17 1998-02-04 三菱電機株式会社 マルチチップ型半導体装置及びその製造方法
US5384691A (en) 1993-01-08 1995-01-24 General Electric Company High density interconnect multi-chip modules including embedded distributed power supply elements
US5786230A (en) 1995-05-01 1998-07-28 Motorola, Inc. Method of fabricating multi-chip packages
US5572405A (en) * 1995-06-07 1996-11-05 International Business Machines Corporation (Ibm) Thermally enhanced ball grid array package
JPH11289023A (ja) * 1998-04-02 1999-10-19 Oki Electric Ind Co Ltd 半導体装置及びその製造方法
US6137165A (en) 1999-06-25 2000-10-24 International Rectifier Corp. Hybrid package including a power MOSFET die and a control and protection circuit die with a smaller sense MOSFET
US6437990B1 (en) * 2000-03-20 2002-08-20 Agere Systems Guardian Corp. Multi-chip ball grid array IC packages
US6548894B2 (en) * 2000-11-30 2003-04-15 International Business Machines Corporation Electronic module with integrated programmable thermoelectric cooling assembly and method of fabrication
DE10062108B4 (de) * 2000-12-13 2010-04-15 Infineon Technologies Ag Leistungsmodul mit verbessertem transienten Wärmewiderstand
JP3476142B2 (ja) * 2001-05-24 2003-12-10 日本電気株式会社 結露防止構造を備えた電子デバイス
US6677669B2 (en) * 2002-01-18 2004-01-13 International Rectifier Corporation Semiconductor package including two semiconductor die disposed within a common clip
JP3850739B2 (ja) * 2002-02-21 2006-11-29 三菱電機株式会社 半導体装置
US6657864B1 (en) * 2002-12-16 2003-12-02 International Business Machines Corporation High density thermal solution for direct attach modules

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101419964B (zh) * 2007-10-26 2012-10-10 英飞凌科技股份公司 具有多个半导体芯片的装置
US9607966B2 (en) 2012-03-27 2017-03-28 Infineon Technologies Ag Chip arrangement
CN103367321A (zh) * 2012-03-27 2013-10-23 英飞凌科技股份有限公司 芯片装置及形成芯片装置的方法
CN103367321B (zh) * 2012-03-27 2016-02-10 英飞凌科技股份有限公司 芯片装置及形成芯片装置的方法
CN103515370A (zh) * 2012-06-21 2014-01-15 尼克森微电子股份有限公司 功率半导体封装体及其制造方法
CN103515336A (zh) * 2012-06-27 2014-01-15 英飞凌科技股份有限公司 芯片封装、芯片布置、电路板以及用于制造芯片封装的方法
US9859198B2 (en) 2012-06-27 2018-01-02 Infineon Technologies Ag Chip packages, chip arrangements, a circuit board, and methods for manufacturing chip packages
CN103985703A (zh) * 2013-02-11 2014-08-13 英飞凌科技奥地利有限公司 功率晶体管布置以及具有该布置的封装体
CN103985703B (zh) * 2013-02-11 2017-04-12 英飞凌科技奥地利有限公司 功率晶体管布置以及具有该布置的封装体
CN104766848A (zh) * 2014-01-07 2015-07-08 英飞凌科技奥地利有限公司 具有背侧管芯连接的芯片嵌入的封装
CN106158734A (zh) * 2014-10-03 2016-11-23 力祥半导体股份有限公司 半导体封装装置
CN106158734B (zh) * 2014-10-03 2019-01-08 力祥半导体股份有限公司 半导体封装装置
CN106505058A (zh) * 2016-12-05 2017-03-15 嘉盛半导体(苏州)有限公司 半导体多芯片模块系统
CN108417567A (zh) * 2017-02-09 2018-08-17 株式会社东芝 半导体模块
CN113053850A (zh) * 2021-03-16 2021-06-29 苏州悉智科技有限公司 功率模块封装结构

Also Published As

Publication number Publication date
KR100616129B1 (ko) 2006-08-28
KR20050029216A (ko) 2005-03-24
US6946740B2 (en) 2005-09-20
AU2003249283A8 (en) 2004-02-02
CN100373604C (zh) 2008-03-05
WO2004008532A3 (en) 2004-03-18
WO2004008532A2 (en) 2004-01-22
US20040061221A1 (en) 2004-04-01
AU2003249283A1 (en) 2004-02-02

Similar Documents

Publication Publication Date Title
CN100373604C (zh) 高功率mcm封装
CN1204623C (zh) 半导体装置
US7271470B1 (en) Electronic component having at least two semiconductor power devices
US7592688B2 (en) Semiconductor package
US6642576B1 (en) Power semiconductor device having layered structure of power semiconductor elements and terminal members
US7535076B2 (en) Power semiconductor device
US8018047B2 (en) Power semiconductor module including a multilayer substrate
CN1855476A (zh) 半导体装置
US9806029B2 (en) Transistor arrangement with semiconductor chips between two substrates
US9054040B2 (en) Multi-die package with separate inter-die interconnects
US20050280998A1 (en) Half-bridge power module with insert molded heatsinks
CN101512756B (zh) 包括层叠管芯和热沉结构的半导体管芯封装
CN1692687A (zh) 包括具有互连结构阵列的基板的多片模块
US10242961B2 (en) Semiconductor device
CN1196195C (zh) 带有封闭的子模块的功率半导体模块
CN1685504A (zh) 包含漏极夹的半导体管芯封装
TWI596728B (zh) 具有單列直插引線模塊的半導體功率器件及其製備方法
CN1581482A (zh) 电路模块
JP6534677B2 (ja) スタックされたチップ及びインターポーザを備えた部分的に薄化されたリードフレームを有するコンバータ
JP2005277014A (ja) 半導体装置
CN1521841A (zh) 半导体器件
CN1725462A (zh) 半导体器件及半导体器件的制造方法
CN112530919B (zh) 公共源极平面网格阵列封装
JP3308713B2 (ja) 電子機器
CN1866513A (zh) 具有混合线路与复合基板的封装结构

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CP01 Change in the name or title of a patent holder

Address after: California, USA

Patentee after: Infineon Technologies Americas Corp.

Address before: California, USA

Patentee before: INTERNATIONAL RECTIFIER Corp.

CP01 Change in the name or title of a patent holder
CX01 Expiry of patent term

Granted publication date: 20080305

CX01 Expiry of patent term