CN1337737A - 半导体器件的制造方法 - Google Patents

半导体器件的制造方法 Download PDF

Info

Publication number
CN1337737A
CN1337737A CN01124761A CN01124761A CN1337737A CN 1337737 A CN1337737 A CN 1337737A CN 01124761 A CN01124761 A CN 01124761A CN 01124761 A CN01124761 A CN 01124761A CN 1337737 A CN1337737 A CN 1337737A
Authority
CN
China
Prior art keywords
semiconductor device
mentioned
bonding sheet
substrate
manufacture method
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN01124761A
Other languages
English (en)
Other versions
CN1184677C (zh
Inventor
池谷浩司
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Publication of CN1337737A publication Critical patent/CN1337737A/zh
Application granted granted Critical
Publication of CN1184677C publication Critical patent/CN1184677C/zh
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • H01L2221/68331—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding of passive members, e.g. die mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54413—Marks applied to semiconductor devices or parts comprising digital information, e.g. bar codes, data matrix
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/544—Marks applied to semiconductor devices or parts
    • H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85444—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097—Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701—Low temperature co-fired ceramic [LTCC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12041—LED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Dicing (AREA)

Abstract

一种半导体器件的制造方法。以往的半导体器件的电特性的测定、判断工艺和判断为优良品的半导体器件的捆扎工艺在单独的工艺中进行处理。因此,具有作为捆扎工艺的前工艺,半导体器件需要分开为优良品等级差的工艺,需要多余的时间和工艺这样的缺点。本发明在半导体器件40的特性测定、判断工艺时,把该半导体器件40的数据存储在测试器的存储器中。而且,如图10(B)所示,一个一个地记录所有的半导体器件40的数据,因此,具有在捆扎半导体器件40时,以一条捆扎线,根据该数据按照特性的等级差捆扎半导体器件的特征。

Description

半导体器件的制造方法
技术领域
本发明涉及半导体器件的制造方法，特别是涉及用去引线缩小封装外形减少安装面积，能够大幅度降低成本的半导体器件的制造方法。
背景技术
在半导体器件的制造中，进行以下的工艺，把从晶片切割分离了的半导体芯片固定在引线框上，通过由模具和树脂注入进行的传递模塑把固定在引线框上的半导体芯片密封，把被密封了的半导体芯片分离为一个个半导体器件。该引线框使用矩形或者环形的框，在每一种情况下都是在一次密封工艺中同时密封多个半导体器件。
图15示出形成在晶片上的半导体芯片的检查工艺。在该工艺中，判断形成在晶片上的一个个半导体芯片1的优良与不良。首先，进行晶片的位置确认，探针的针14被送出芯片尺寸的距离，接触各个半导体芯片1的电极焊盘。而且，在该状态下，预先从输入电极焊盘输入被程序化了的输入信号波形，从输出端子输出一定的信号波形，测试器读取该信号进行优良、不良的判断。这里，被判断为不良的半导体芯片1被打印标记，在把半导体芯片1固定在引线框上的时候，确认用照相机识别该打印标记去除不良的半导体芯片1。
图16示出传递模塑工艺。在传递模塑工艺中，把通过塑模粘合，线粘合固定了半导体芯片1的引线框2设置在由上下模具3A、3B形成的空腔4的内部，通过在空腔4内注入环氧树脂，进行半导体芯片1的密封。在这样的传递模塑工艺以后，把引线框2按照各个半导体芯片1切断，制造单独的半导体器件(例如特开平05-129473号)。
这时，如图17所示，在模具3B的表面设置多个空腔4a～4f，用于输入树脂的树脂源5，横浇口6以及用于从横浇口6向各个空腔4a～4f流入树脂的浇口7。这些全部是设置在模具3B表面上的槽。如果是长方形的引线框，则在一个引线框上例如搭载10个半导体芯片1，对应于一个引线框，设置10个空腔4和10个浇口7以及1个横浇口6。而且，在模具3表面上例如设置与20个引线框相当的空腔4。
图18示出通过上述的传递模塑制造的半导体器件。形成了晶体管等元件的半导体芯片1在引线框的岛8上由焊锡等焊料9固定安装，用线11连接半导体芯片1的电极焊盘与引线10。半导体芯片1的周边部分由与上述空腔形状一致的树脂12覆盖，在树脂12的外部导出引线端子10的前端部分。
其次，形成在晶片上的半导体芯片1通过上述制造方法形成在各个半导体器件上，这些半导体器件的电特性(hfe等级差)用测试器进行测定，判断。这时，如在图15中所说明的那样，对在晶片检查工艺中的晶片状态下不能够正确地测定的项目或者对照产品规格以更严格的测定项目进行检查。而且，在该半导体器件的电特性的测定、判断工艺中，使所有的半导体器件沿一定的方向聚齐，检查每一个半导体器件。在该工艺以后，判断为优良品的半导体器件捆扎后出厂。
在以往的通过传递模塑制造单独的半导体器件的方法中，由于在传递模塑后分离为各个半导体器件而比较杂乱，因此使各个半导体器件沿一定的方向聚齐个别地进行电特性(hfe等级差)的测定。然后，根据判断结果分开半导体器件的不同特性以后按照不同特性捆扎，因此具有要求过多的时间和工艺的缺点。
另外，在通过半导体器件的电特性的测定、判断工艺判断了电特性的半导体器件不是按照一次hfe等级进行分类而是直接捆扎的情况下，必须准备多条捆扎线。因此，存在不能够简单地形成捆扎装置，过多地占用作业空间的缺点，以及把优良品的半导体器件判断为多等级方面存在界限这样的缺点。
发明内容
本发明是鉴于以上的问题而产生的，其目的在于，提供一种半导体器件的制造方法，可以克服以上缺点。本发明的特征在于在具有多个搭载部分的基板的该搭载部分的每一个上固定半导体芯片，用共同的树脂层把搭载在上述各搭载部分的上述半导体芯片的每一个覆盖了以后，使上述基板与上述树脂层搭接粘贴在粘合片上，在粘贴在上述粘合片上的状态下进行切割以及测定，由此不分离为单独的半导体器件而在用粘合片支撑为一体的状态下进行测定。
另外，在本发明中，特征在于在具有多个搭载部分的基板的该搭载部分的每一个上固定半导体芯片，用共同的树脂层把固定在上述各搭载部分的上述半导体芯片的每一个覆盖了以后，使上述基板与上述树脂层搭接粘贴在粘合片上，在粘贴在上述粘合片的状态下进行切割以及测定，进而，把粘贴在上述粘合片上的半导体器件直接收容在承载带上，由此直到收容在承载带上之前不分离为单独的半导体器件而可以在用粘合片支撑为一体状态下进行作业。
进而，特征在于不仅是把上述各个半导体器件的电特性判断为是优良品或者是不良品，而且能够判断在优良品中是哪一等级的优良品。而且，把形成在上述基板上的所有的半导体器件的形成在上述基板上的位置，电特性的等级等作为数据加以存储，在捆扎时选择性地收集所需要的电特性的半导体器件进行捆扎。
附图说明
图1是用于说明本发明的制造方法的透视图。
图2是用于说明本发明的制造方法的(A)平面图(B)剖面图。
图3是用于说明本发明的制造方法的平面图。
图4是用于说明本发明的制造方法的剖面图。
图5是用于说明本发明的制造方法的(A)剖面图(B)平面图。
图6是用于说明本发明的制造方法的(A)剖面图(B)剖面图。
图7是用于说明本发明的制造方法的(A)剖面图(B)剖面图。
图8是用于说明本发明的制造方法的(A)剖面图(B)平面图。
图9是用于说明本发明的制造方法的(A)平面图(B)剖面图。
图10是用于说明本发明的制造方法的平面图。
图11是用于说明本发明的制造方法的表格。
图12是用于说明本发明的制造方法的(A)剖面图(B)平面图。
图13是用于说明本发明的制造方法的(A)平面图(B)剖面图(C)剖面图。
图14是用于说明本发明的制造方法的(A)透视图(B)透视图
图15是用于说明以往例的平面图。
图16是用于说明以往例的剖面图。
图17是用于说明以往例的平面图。
图18是用于说明以往例的剖面图。
发明的具体实施方式
以下详细地说明本发明的实施形态。
本发明的第1工艺如从图1至图3所示，准备具有多个搭载部分的基板。
首先，如图1所示，准备排列了多个对应于1个半导体器件的搭载部分20的，例如，以10行10列纵横排列了100个的大块基板21。基板21是由陶瓷或玻璃环氧等制成的绝缘基板，它们把一片或者多片重叠起来，具有总计板厚200～350μm可以维持制造工艺中的机械强度的板厚。
在基板21的各个搭载部分20的表面上，形成钨等金属胶的印刷和通过金的电镀形成的导电图形。另外，在基板21的背面一侧，形成作为外部连接电极的电极图形。
图2(A)是示出形成在基板21的表面的导电图形的平面图，图2(B)是基板21的剖面图。
用虚线包围的各个搭载部分20例如具有长边×短边1.0mm×0.8mm的矩形形状，它们相互隔开20～50μm的间隔纵横地排列。上述间隔成为后述工艺中的切割线24。导电图形在各个搭载部分20内形成岛形部分25和引线部分26，这些图形在各个搭载部分20内是相同形状。岛形部分25是搭载半导体芯片的位置，引线部分26是与半导体芯片的电极焊盘线连接的位置。从岛形部分25以2条第1连接部分27连接了的图形延长。它们的线宽比岛形部分25窄，例如以0.1mm线宽延长。第1连接部分27跨过切割线24与相邻的搭载部分20的引线部分26连接。进而，从引线部分26各个第2连接部分28沿着与第1连接部分27垂直的方向延伸，跨过切割线24与相邻的搭载部分20的引线部分26连接。第2连接部分28进而连接包围搭载部分20群的周围的共同连接部分29。这样通过第1和第2连接部分27，28延伸，把各个搭载部分20的岛形部分25与引线部分26电气地共同连接起来。这是为了在进行金等电镀时作为共同电极。
参照图2(B)，在绝缘基板21上，在每个搭载部分20中设置通孔30。通孔30的内部埋设钨等导电材料。而且，对应于各个通孔30，在背面一侧形成外部电极31。
图3是示出了从背面一侧观测基板21时外部电极31a～31d的图形的平面图。这些外部电极31a、31b、31c、31d从搭载部分20的边缘后退0.5～0.1mm左右，而且以各自独立的图形形成。尽管如此，在电气上经过各个通孔30连接到共同连接部分29。由此，在把导电图形作为一个电极的电镀法中，能够在所有的导电图形上形成镀金层。另外，横断切割线24能够只作成线宽窄的第1和第2连接部分27，28。
本发明的第2工艺如图4所示，是在搭载部分的每一个上固定半导体芯片，进行线连接。
形成了镀金层的基板21的各个搭载部分20，把半导体芯片33进行线粘合或者塑模粘合。半导体芯片33在岛形部分25的表面上由Ag胶等粘接剂固定，用各条线34连接半导体芯片33的电极焊盘与引线部分32a，32b。作为半导体芯片33，形成双极型晶体管，功率MOSFET等3端子的有源元件。搭载了双极型元件的情况下，连接在岛形部分25的外部电极31a，31b是集电极端子，连接在引线部分26的外部电极31c，31d成为基极·发射极电极。
其次，本发明的第3工艺如图5所示，用树脂层覆盖基板表面，用共同的树脂层覆盖固定在各个搭载部分的半导体芯片的每一个。
如图5(A)所示，从移动到基板21上方的调合器(未图示)滴下一定量的环氧系列液体树脂(浇注封装)，用共同的树脂层35覆盖所有的半导体芯片33。例如，在一片基板21上搭载了100个半导体芯片33的情况下，把所有的100个半导体芯片33一起覆盖。作为上述液体树脂，使用例如CV576AN(松下电工制)。滴下的液体树脂由于粘度比较高，具有表面张力，因此其表面弯曲。
接着，如图5(B)所示，把滴下的树脂层35通过100～200℃，数小时的热处理(热化)使其硬化以后，通过磨削弯曲面把树脂层35的表面加工为平坦面。磨削使用切割装置，由切割刀片36切削树脂层35的表面使树脂层35的表面取齐并且从基板21高出一定的高度。在该工艺中，把树脂层35的膜厚形成为0.3～1.0mm。平坦面扩张到其端部，使得在至少把位于最外侧的半导体芯片33分离为单独的半导体器件时，可以构成为标准化的封装尺寸的树脂外形。上述刀片中准备多种板厚的刀片，使用比较厚的刀片，通过反复进行切削，把总体形成平坦面。
另外，也可以考虑在把滴下的树脂层35硬化之前，在树脂层35的表面按压平坦的成形材料形成平坦而且水平的面，然后进行硬化的方法。
其次，本发明的第4工艺如图6所示，使树脂层35搭接到基板21上，粘贴粘合片50。
如图6(A)所示，把基板21反转，在树脂层35的表面上粘贴粘合片50(例如，商品名称：UV片，リンテツク株式会社制)。通过在前面的工艺中把树脂层35表面加工成平坦而且对于基板21的表面为水平的面，因此即使粘贴在树脂层35一侧也能够使基板21不倾斜，维持其水平垂直的精度。
如图6(B)所示，在不锈钢制环形金属框51上粘贴粘合片50的周边，在粘合片50的中央部分设置间隔粘贴6个基板21。
其次，本发明的第5工艺如图7所示，从基板的背面一侧，在每个搭载部分，切割基板和树脂层，分离为一个个半导体器件。
如图7(A)所示，在每个搭接部分20切断基板以及树脂层35分离为各个半导体器件。切割使用切割装置的切割刀片36，沿着切割线24同时切割树脂层35和基板21，由此在每个搭载部分20形成分割了的半导体器件。在切割工艺中上述切割刀片36以达到粘合片50的表面的切削深度进行切割。这时，在切割装置一侧能够从基板21的背面一侧自动识别能够观测的标志(例如，形成在基板21的周边部分的贯通孔或者镀金层的一部分)，以其作为基准进行切割。另外，电极图形31a，31b，31c，31d或者岛形部分25采用不接触切割刀片36的图形设计。其目的是因为镀金层的切断性比较差，因而尽量防止产生镀金层毛边。从而，切割刀片36与镀金层接触的部分仅是以导电为控制目的的第1和第2连接部分27，28。
如图7(B)所示，四边粘贴在金属框51上的粘合片50上所粘贴的多片基板21按照每一片识别切割线24，用切割装置沿着纵方向的各条切割线24进行分离，接着把金属框51旋转90度沿着行方向的各条切割线24进行分离。通过切割被分离了的各个半导体器件用粘接剂以其原来的状态粘贴到粘合片50上，而不是被单个散乱地分离。
其次，本发明第6工艺是作为本发明特征的工艺，如图8(A)，(B)所示，进行被一体地支撑在粘合片50上的切割后的各个半导体器件特性的测定。
如图8(A)所示，在从被一体地支撑在粘合片50上的各个半导体器件的基板21露出到背面一侧的外部电极31a～31d上接触探针的针52，单个测定各个半导体器件的特性参数进行优良与不良以及不同特性(hfe等级差)的判断。由于基板21使用陶瓷或者玻璃环氧等构成的绝缘基板，因此考虑到在制造工艺中由于伸缩引起的基板大小的分散性或者为了用粘合片50支撑产生的微小位置偏移，检测外部电极31a～31d的位置偏移，在进行位置修正的同时使探针的针52接触外部电极31a～31d进行测定。
如图8(B)所示，由于在金属框51上粘贴着多片基板21，在切割工艺的状态下支撑着单个的半导体器件，因此可以不需要半导体器件正反面的判断以及外部电极的发射极，基极，集电极等的类别或者方向的判断。该测定按各个基板21沿着箭头方向一行行地顺序进行，如果到达边缘部分则返回到起始端后移动到下一行。金属框51边进行一个半导体器件的尺寸部分的位置修正边向行方向生成给进间距，如果到达边缘部分则沿着列方向移动，再次向行方向生成给进间距，由此能够极其容易地大量地进行。
具体地讲，如图9(A)以及(B)所示，识别用照相机54把半导体器件40a捕捉到照相机视野53的传感器内进行位置识别，这时，照相机视野53除去多个半导体器件40a以外同时捕捉其周围的半导体器件40b，40c等。然而，在该识别用照相机54的透镜中，进行变换使得照相机视野53的传感器中成为一个半导体器件部分的视野。因此，照相机祝野53能够可靠地捕捉半导体器件40a，能够进一步提高位置识别的精度。特别是，由于很小地密集形成半导体器件40的尺寸，因此位置识别多少有偏移，由于在与周围的半导体器件的同时测定时将产生干扰，所以位置识别的精度很重要。
而且，在首先进行半导体器件40c的位置识别，进行了位置修正以后，探针的针52接触相邻的半导体器件40b，40c，40d，40e的电极焊盘，测定这些半导体器件的特性。这时，承认周围的半导体器件40b，40c，40d，40e的位置识别具有允许范围内的位置偏移而省略，由于仅进行特性的测定因此带来生产性的提高。
其次，在半导体器件40b，40c，40d，40e的测定中位置识别下一个进行测定的半导体器件40a检测微小的位置偏移。修正该位置偏移使探针的针52接触包括下一个半导体器件40a在内的与其周围相邻的多个半导体器件的电极焊盘，测定这些半导体器件的特性。把该作业反复了1列以后，跳过1列在下一列进行相同的作业。通过该作业的反复进行测定1个基板21的所有的半导体器件40的特性。半导体器件40的测定结果存储在测试器的存储器中，把该测定结果移送到软盘中，在以后的工艺作业中使用。
在测定的半导体器件40的特性的作业中，固定识别用照相机54以及探针的针52的位置。而且，通过移动固定半导体器件40的金属框51，进行该作业。而且，在位置识别作业中，识别1个半导体器件40的电极焊盘，从图像处理装置读入来自目标位置的偏移量加入其偏移量部分，使下一个半导体器件40移动。
这里，叙述了位置识别1个半导体器件，进行与该半导体器件相邻的4个半导体器件的特性测定的情况，当然并不特别必须是4个装置，能够不进行位置识别而进行最多10个半导体器件的特性测定。
这里，作为本发明的变换工艺，与上述半导体器件40的特性(hfe等级差)的测定、判断工艺同时进行。
如图10(A)所示，在金属框51内，6个基板21粘贴在粘合片50上。而且，在1个基板21内，例如10行10列地纵横排列100个半导体器件40。在变换工艺中，把通过测试器判断了特性的半导体器件40位于金属框51内的哪个基板21，而且形成在该基板21的哪个位置，特性(hfe等级差)为哪一个等级作为数据，存储在测试器的存储器中。
而且，在金属框51内，除去6个基板21粘贴在粘合片50上以外，还粘贴着条形码61。虽然准备了多片金属框51，但用条形码61分别加以区别。而且，金属框51内的各基板21，例如像把上部左端的基板21记为1，把下部右端的基板21记为6那样分配号码。关于形成在基板21的各个半导体器件40也同样，例如把上部左端的半导体器件40记为1，把下部右端记为100那样分配号码。而且，对于半导体器件40的特性(hfe等级差)，例如，区别为1是优良品而且是70≤hfe≤110的半导体器件40，2是优良品而且是110≤hfe≤180的半导体器件40，3是优良品而且是180≤hfe≤240的半导体器件40，4是优良品而且是240≤hfe≤300的半导体器件40，5，6以及7是不良品的半导体器件40。这里，对于不良品的半导体器件40也能够以等级进行判断，因此还能够容易地追寻形成不良品的原因。
而且，具体地讲，如图11所示那样作为表格在测试器内记录着上述数据。然后，在捆扎工艺中，利用该数据进行作业。
进而，本发明的第7工艺如图12所示，直接把一体地支撑在粘合片50上的各个半导体器件40收容在承载带41上。
如图12(A)所示，一体地支撑在粘合片50上的测试完毕的各个半导体器件40仅识别优良品，通过吸附筒夹53从粘合片50脱离而收容到承载带41的收容孔内。
本发明中，在把对半导体器件40直接收容在承载带41上的作业中，不是以1度特性(hfe等级差)把所有的半导体器件40进行分别，而是能够选择性地收容所需要特性的半导体器件40。如上述那样，该方法具有利用图11所示的数据直接把粘贴在粘合片50上的半导体器件40收容在承载带上的特征。在收容半导体器件40时，通过选择并收集复合顾客需要的特性的半导体器件40，进行捆扎作业的作业线只用一条捆扎线就能够不降低作业效率而与此相对应。进而，由于被判断为不良品的半导体器件40必然残存在粘合片50上，因此能够直接废弃。其结果，能够省去以往作业中对于不良品的多余的作业。
如图12(B)所示，由于在金属框51上粘贴着多片基板21，在切割的状态下支撑单个半导体器件40，因此在向承载带41收容时可以使金属框51仅移动到所需要的半导体器件40的位置，能够以所需要的最小限度的动作进行，因此能够极其容易地而且大量地进行。
图13示出在本工艺中使用的承载带的(A)平面图(B)AA线剖面图(C)BB线剖面图。带本体41是膜厚0.5～1.0mm，宽度6～15mm，长度数十m的带形的部件，材料是瓦楞纸板那样的纸。在带本体41上以一定的间隔穿设贯通孔42。另外，形成用于以一定的间隔送出带本体41的送进孔43。该贯通孔42和送进孔43通过模具冲压加工形成。带本体41的膜厚与贯通孔42的尺寸设计成能够收容要捆扎的电子部件40的大小。
在带本体41的背面一侧，粘贴透明薄膜形的第1条带44并且填塞贯通孔42的底部。
在带本体41的表面一侧，同样粘贴透明薄膜形的第2条带45并且填塞贯通孔43的上部。第2条带45以侧面部分附近的粘贴部分46与带本体41粘贴。另外，第1条带44也在与第2条带45相同的位置与带本体41粘贴。这些粘贴从薄膜上部通过用具有对应于粘贴部分46的加热部分的加热部件热压进行，这是通过两者都拉引薄膜而能够剥离的状态下的粘贴。
最后，图14是示出根据上述的工艺完成的各半导体器件的透视图。在封装周围4侧面由树脂层35和基板21的剖面形成，封装的上面由平坦化的树脂层35的表面形成，封装的下面由绝缘基板21的背面一侧形成。
该半导体器件的长×宽×高具有例如1.0mm×0.6mm×0.5mm这样的大小。在基板21上面覆盖0.5mm左右的树脂层35，密封半导体芯片33。半导体芯片33具有大约150μm左右的厚度。岛形部分25与引线部分26从封装的端面后退，仅第1与第2连接部分27、28的切断部分露出到封装侧面。
内部电极31a～31d在基板21的4个角，以0.2×0.3mm左右的大小排列，对于封装外形的中心线以成为左右(上下)相对的图形排列。这种对称排列由于难以进行电极的极性判断，因此最好是在树脂层35的表面一侧形成或者印刷凹部等，刻印表示极性的标记。
由上述制造方法形成的半导体器件由于汇集多个元件用树脂封装，因此与一个个封装的情况相比较，能够减少无用的树脂材料，降低材料费。另外，由于不使用引线框，因此与以往的传递模塑方法相比较，能够大幅度减小封装外形。进而，由于外部连接用的端子形成在基板21的背面，并且不从封装外形突出，因此能够大幅度减小装置的安装面积。
进而，上述制造方法不是在基板21一侧而是在树脂层35一侧粘贴粘合片50进行切割。例如粘贴在基板21一侧的情况下，在剥离元件时粘合片50的粘接剂附着在电极图形31a～31d的表面。如果在这种粘接剂残留的状态下把元件投入到自动安装装置中，则具有使安装时的电极图形31a～31d的焊接特性恶化的危险。另外，还有在电极图形31a～31d表面粘附灰尘的危险。而如果依据本发明，通过粘贴在树脂层35一侧能够消除这些弊端。
进而，在树脂层35一侧粘贴粘合片50时，通过把树脂层35的表面加工成水平而且平坦的面，能够维持与在基板21一侧粘贴粘合片50时相同的垂直水平精度。
另外，在上述实施例中说明了密封3端子元件形成4个外部电极的例子，而例如在密封2个半导体芯片或者密封集成电路的情况下也同样能够加以实施。
发明效果
如果依据本发明，则第1，由于在用树脂层覆盖了以后，把周边粘贴在金属框上的粘合片上粘贴多片基板以后，能够在其状态下进行从切割工艺到捆扎工艺，因此能够实现尽管是微小的封装构造但仍然极富有大量生产性的半导体器件的制造方法。
第2，由于在测试器内记录特性测定中的各个半导体器件的数据，因此通过在向承载带收容时利用该数据，仅选择所需要特性的半导体器件，从粘合片上直接收容到承载带41上，因此能够实现极富有大量生产性，另外，可以简单地形成捆扎工艺中的机构的半导体器件的制造方法。
第3，由于形成在粘合片上的所有的半导体器件的位置、hfe等级差以及数量作为数据进行管理，因此能够实现从粘合片上直接收容在承载带41上的作业以所需要的最小限度的动作进行的半导体器件的制造方法。
第4，由于通过数据管理所有的半导体器件的位置和特性，在捆扎工艺中进行利用，因此能够把半导体器件的特性(hfe等级差)分成为多个等级，而且能够实现对应于以一条作业线不降低作业效率把多等级的半导体器件按照不同特性收容在承载带中的半导体器件的制造方法。
第5，由于作为不良品的半导体器件必然残留在带上，因此能够不进行分类而直接废弃，因此可以实现缩短了对应不良品的多余的工艺和时间的生产线。

Claims (4)

1.一种半导体器件的制造方法，该半导体器件在具有多个搭载部分的基板的该搭载部分的每一个上固定半导体芯片，用共同的树脂层把固定在上述各搭载部分的上述半导体芯片的每一个覆盖以后，使上述基板与上述树脂层搭接粘贴在粘合片上，在粘贴在上述粘合片上的状态下进行切割以及测定，进而把粘贴在上述粘合片上的半导体元件直接收容在承载带上，其特征在于：
上述半导体元件在测定以后，把各个位置和特性进行数据管理，上述半导体元件按照不同特性收容在承载带上。
2.如权利要求1中所述的半导体器件的制造方法，其特征在于：
上述半导体元件至少以一条承载线按照不同特性把上述半导体元件收容在承载带上。
3.如权利要求1中所述的半导体器件的制造方法，其特征在于：
固定上述粘合片的周边的金属框具有各个条形码，用该条形码进行数据管理。
4.如权利要求1中所述的半导体器件的制造方法，其特征在于：
在上述粘合片上粘贴多个上述基板，管理上述半导体元件的多个数据。
CNB011247614A 2000-08-03 2001-08-03 半导体器件的制造方法 Expired - Lifetime CN1184677C (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2000236022A JP3605009B2 (ja) 2000-08-03 2000-08-03 半導体装置の製造方法
JP236022/2000 2000-08-03
JP236022/00 2000-08-03

Publications (2)

Publication Number Publication Date
CN1337737A true CN1337737A (zh) 2002-02-27
CN1184677C CN1184677C (zh) 2005-01-12

Family

ID=18728137

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB011247614A Expired - Lifetime CN1184677C (zh) 2000-08-03 2001-08-03 半导体器件的制造方法

Country Status (5)

Country Link
US (1) US6528330B2 (zh)
JP (1) JP3605009B2 (zh)
KR (1) KR100662690B1 (zh)
CN (1) CN1184677C (zh)
TW (1) TW492172B (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100401490C (zh) * 2004-07-09 2008-07-09 日月光半导体制造股份有限公司 重测半导体元件的方法

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1126333A (ja) * 1997-06-27 1999-01-29 Oki Electric Ind Co Ltd 半導体装置及びその情報管理システム
JP2002026182A (ja) * 2000-07-07 2002-01-25 Sanyo Electric Co Ltd 半導体装置の製造方法
US6884663B2 (en) * 2002-01-07 2005-04-26 Delphon Industries, Llc Method for reconstructing an integrated circuit package using lapping
JP3831287B2 (ja) * 2002-04-08 2006-10-11 株式会社日立製作所 半導体装置の製造方法
US20030209847A1 (en) * 2002-05-10 2003-11-13 Allison Claudia Leigh Handling device comprising multiple immobilization segments
US20110005667A1 (en) * 2002-05-10 2011-01-13 Delphon Industries LLC Multiple segment vacuum release handling device
JP4107417B2 (ja) 2002-10-15 2008-06-25 日東電工株式会社 チップ状ワークの固定方法
JP4283596B2 (ja) * 2003-05-29 2009-06-24 日東電工株式会社 チップ状ワークの固定方法
KR20070026346A (ko) * 2003-12-26 2007-03-08 도레이 엔지니어링 가부시키가이샤 전자 회로 기판 중간 부재, 그 제조 방법, 그 제조 장치,비접촉 ｉｄ 카드류의 제조 방법 및 그 장치
JP4275522B2 (ja) * 2003-12-26 2009-06-10 日東電工株式会社 ダイシング・ダイボンドフィルム
JP4443962B2 (ja) * 2004-03-17 2010-03-31 日東電工株式会社 ダイシング・ダイボンドフィルム
TWI265556B (en) * 2005-06-22 2006-11-01 Advanced Semiconductor Eng Wafer and method of cutting the same
JP4983794B2 (ja) * 2006-06-12 2012-07-25 株式会社村田製作所 電磁結合モジュール、無線ｉｃデバイスの検査システム及びそれを用いた電磁結合モジュール、無線ｉｃデバイスの製造方法
EP2063460A4 (en) * 2006-09-12 2011-08-03 Nitto Denko Corp Dicing / CHIP BOND FILM
US20080156780A1 (en) 2006-12-29 2008-07-03 Sergei Voronov Substrate markings
JP5873611B2 (ja) * 2007-03-13 2016-03-01 クリック アンド ソッファ インダストリーズ、インク． ワイヤーボンディング用に目標アイポイントを教示する方法およびそれに関連した半導体処理操作
CN102246605B (zh) * 2008-12-16 2013-08-07 株式会社村田制作所 电路模块
US8946058B2 (en) * 2011-03-14 2015-02-03 Plasma-Therm Llc Method and apparatus for plasma dicing a semi-conductor wafer
US8802545B2 (en) * 2011-03-14 2014-08-12 Plasma-Therm Llc Method and apparatus for plasma dicing a semi-conductor wafer
JP5941982B2 (ja) * 2012-04-27 2016-06-29 シャープ株式会社 チップソーティング装置およびチップソーティング方法、制御プログラム、可読記憶媒体
US10105927B1 (en) 2013-03-15 2018-10-23 Delphon Industries, Llc Silicone-free thermoplastic elastomer (TPE) materials for use in carrier devices
JP6257291B2 (ja) * 2013-12-04 2018-01-10 株式会社ディスコ パッケージ基板の加工方法
US9937398B1 (en) * 2017-01-09 2018-04-10 Saver Products, Llc Golf tee with at least two support surfaces
US10535812B2 (en) * 2017-09-04 2020-01-14 Rohm Co., Ltd. Semiconductor device
JP7296835B2 (ja) 2019-09-19 2023-06-23 株式会社ディスコ ウェーハの処理方法、及び、チップ測定装置

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2833111B2 (ja) * 1989-03-09 1998-12-09 日立化成工業株式会社 回路の接続方法及びそれに用いる接着剤フィルム
JPH08335653A (ja) * 1995-04-07 1996-12-17 Nitto Denko Corp 半導体装置およびその製法並びに上記半導体装置の製造に用いる半導体装置用テープキャリア
JPH10144741A (ja) * 1996-11-07 1998-05-29 Rohm Co Ltd Ｉｃチップの性能分類方法および装置
JP3813327B2 (ja) * 1997-09-26 2006-08-23 三洋電機株式会社 半導体装置の製造方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100401490C (zh) * 2004-07-09 2008-07-09 日月光半导体制造股份有限公司 重测半导体元件的方法

Also Published As

Publication number Publication date
US6528330B2 (en) 2003-03-04
TW492172B (en) 2002-06-21
CN1184677C (zh) 2005-01-12
US20020019066A1 (en) 2002-02-14
KR100662690B1 (ko) 2007-01-02
JP3605009B2 (ja) 2004-12-22
KR20020011909A (ko) 2002-02-09
JP2002050645A (ja) 2002-02-15

Similar Documents

Publication Publication Date Title
CN1184677C (zh) 半导体器件的制造方法
CN1184680C (zh) 半导体器件的制造方法
CN1183585C (zh) 半导体器件的制造方法
CN1041149C (zh) 巳知为好的管芯阵列和它的制造方法
CN1183593C (zh) 半导体装置
CN1459855A (zh) 半导体器件及其制造方法
CN1334602A (zh) 半导体器件和封装方法
US20020180040A1 (en) Super thin/super thermal ball grid array package
CN1577798A (zh) 制造半导体器件的方法和使用该方法的半导体器件制造装置
CN1233205C (zh) 电路装置的制造方法
CN1574263A (zh) 半导体封装及其制造方法
EP1189273A3 (en) Semiconductor device and production process
CN1956157A (zh) 形成引脚模块阵列封装的方法
CN1161832C (zh) 半导体器件的制造方法
CN1607637A (zh) 制造半导体器件的方法
CN111933624A (zh) 一种内置驱动ic的led灯珠制备方法
US6368893B1 (en) Method of fabricating semiconductor device
CN1288728C (zh) 晶片的封装方法
JP2005311043A (ja) 半導体装置とこの検査方法および検査装置
KR100681399B1 (ko) 반도체 패키지 리드 접합 기구의 세정 장치
CN1776897A (zh) 晶片封装的镜座结构及其制造方法
KR20060012082A (ko) 솔더 볼 마운팅 장치의 고정 유닛
CN1607660A (zh) 四方扁平无接脚型态的晶片封装结构及其工艺

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C14 Grant of patent or utility model
GR01 Patent grant
CX01 Expiry of patent term
CX01 Expiry of patent term

Granted publication date: 20050112