CN1311557C - 具有埋设金属硅化物位线的金属氧氮氧半导体装置 - Google Patents
具有埋设金属硅化物位线的金属氧氮氧半导体装置 Download PDFInfo
- Publication number
- CN1311557C CN1311557C CNB028251733A CN02825173A CN1311557C CN 1311557 C CN1311557 C CN 1311557C CN B028251733 A CNB028251733 A CN B028251733A CN 02825173 A CN02825173 A CN 02825173A CN 1311557 C CN1311557 C CN 1311557C
- Authority
- CN
- China
- Prior art keywords
- bit line
- oxide
- metal silicide
- recess
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 229910052751 metal Inorganic materials 0.000 title claims abstract description 78
- 239000002184 metal Substances 0.000 title claims abstract description 78
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 title claims abstract description 51
- 229910021332 silicide Inorganic materials 0.000 title claims abstract description 48
- LPQOADBMXVRBNX-UHFFFAOYSA-N ac1ldcw0 Chemical compound Cl.C1CN(C)CCN1C1=C(F)C=C2C(=O)C(C(O)=O)=CN3CCSC1=C32 LPQOADBMXVRBNX-UHFFFAOYSA-N 0.000 title 1
- 201000006747 infectious mononucleosis Diseases 0.000 title 1
- 239000000758 substrate Substances 0.000 claims abstract description 36
- 238000000034 method Methods 0.000 claims abstract description 21
- 238000000137 annealing Methods 0.000 claims abstract description 18
- 239000004065 semiconductor Substances 0.000 claims description 25
- 238000005530 etching Methods 0.000 claims description 9
- 239000007943 implant Substances 0.000 claims description 7
- 229910045601 alloy Inorganic materials 0.000 claims description 5
- 239000000956 alloy Substances 0.000 claims description 5
- 230000015572 biosynthetic process Effects 0.000 claims description 5
- 239000003870 refractory metal Substances 0.000 claims description 2
- FEWHDZOJQQLPEN-UHFFFAOYSA-N [O].[N].[O] Chemical compound [O].[N].[O] FEWHDZOJQQLPEN-UHFFFAOYSA-N 0.000 description 16
- 238000005516 engineering process Methods 0.000 description 13
- 230000003647 oxidation Effects 0.000 description 13
- 238000007254 oxidation reaction Methods 0.000 description 13
- 238000003860 storage Methods 0.000 description 10
- 230000008021 deposition Effects 0.000 description 6
- 150000004767 nitrides Chemical class 0.000 description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 6
- 229920005591 polysilicon Polymers 0.000 description 6
- 230000008018 melting Effects 0.000 description 5
- 238000002844 melting Methods 0.000 description 5
- 230000008569 process Effects 0.000 description 5
- NHDHVHZZCFYRSB-UHFFFAOYSA-N pyriproxyfen Chemical compound C=1C=CC=NC=1OC(C)COC(C=C1)=CC=C1OC1=CC=CC=C1 NHDHVHZZCFYRSB-UHFFFAOYSA-N 0.000 description 5
- GWFXMCXJFOEMNQ-UHFFFAOYSA-N [O].O=[N] Chemical class [O].O=[N] GWFXMCXJFOEMNQ-UHFFFAOYSA-N 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 4
- 101100373011 Drosophila melanogaster wapl gene Proteins 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 239000011248 coating agent Substances 0.000 description 3
- 238000000576 coating method Methods 0.000 description 3
- 239000004020 conductor Substances 0.000 description 3
- 239000002784 hot electron Substances 0.000 description 3
- 238000002513 implantation Methods 0.000 description 3
- 150000002500 ions Chemical class 0.000 description 3
- 210000004483 pasc Anatomy 0.000 description 3
- 238000004151 rapid thermal annealing Methods 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 230000014759 maintenance of location Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- -1 metal oxide nitride Chemical class 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 229910014299 N-Si Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 210000004027 cell Anatomy 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 239000012141 concentrate Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 239000000376 reactant Substances 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/74—Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
- H01L21/743—Making of internal connections, substrate contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/4234—Gate electrodes for transistors with charge trapping gate insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66833—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a charge trapping gate insulator, e.g. MNOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Abstract
一种金属氧氮氧半导体(MONOS)装置及其制造方法，具有形成于基材(30)上的诸如氧氮氧层(34、36、38)的电荷捕捉介电层(32)，一凹部(44)系贯通该氧氮氧层(32)而形成于该基材(30)中，在该凹部(44)中形成金属硅化物位线(48)并在该金属硅化物位线(48)的上方形成位线氧化物(54)，而字符线(56)则形成于该氧氮氧层(32)及该位线氧化物(54)之上，并且提供低电阻的硅化物(58)于该字符线(56)的上方，该硅化物(58)系由例如激光热退火所形成者。
Description
技术领域
本发明有关一种半导体装置制造的领域，尤指一种金属氧氮氧半导体(MONOS)单元的制造。
背景技术
参照第1图，其系显示典型的先前技术金属氧氮氧半导体(MONOS，metal oxide nitride oxide semiconductor)单元。该单元包括一衬底10，在该衬底10中埋置有源极12及漏极14，而在该衬底10的上方则置有氧氮氧(ONO)结构16，该氧氮氧结构16具有夹设于两氧化物层18及20的间的氮化物层17，该氧氮氧结构16的上方置有栅极导体22，而在该氧氮氧结构16之下则形成一沟道15于该源极12与该漏极14的间。
氮化物层17提供保留机制(retention mechanism)以编程内存单元，具体而言，当提供编程电压至源极12、漏极14以与栅极导体22时，电子将朝漏极14流动。根据热电子注入现象(hot electron iniectionphenomenon)，部分热电子会穿透氧化硅层18的下层(尤其是该氧化物层18的下层为较薄者)，然后这些热电子便聚集于氮化物层17中，如于先前技术中已众所周知者，氮化物层17保留了列于邻近漏极14的集中区域所接收的电荷24，当电荷24比该沟道15的其它区域的临界值(threshold)为高时，集中的电荷24即大幅升高该内存单元的沟道部份的临界值。
当存在集中的电荷24时(意即内存单元已予编程)，在读取内存单元的期间，该内存单元升高的临界值会使内存单元无法进入导电的状态。若不存在集中的电荷24时，则在栅极导体22上的读取电压能克服较的为低的临界值，以转化沟道15并使该沟道15导电。
可在衬底中植入掺杂物以形成埋设位线(buried bit lines)，该等位线系受限于半导体装置的尺寸比例(scaling)，并且亦受限于位线的电阻，因此亟需金属氧氮氧半导体装置中具有极低电阻的埋设位线，以藉的缩小位线的尺寸比例并且缩小内存单元的大小。
发明内容
本发明的实施例可满足此需求及其它需求，本发明提供一种制造金属氧氮氧半导体(MONOS，metal oxide nitride oxide semiconductor)装置的方法，该方法的步骤包括：于衬底上形成电荷捕捉介电层；以及依照位线图案蚀刻出一贯通该电荷捕捉介电层的凹部，然后在该凹部中形成金属硅化物位线。
使用位线中的金属硅化物位线可提供电阻非常低的位线以缩小位线宽度，而缩小位线宽度可减少位线的接触频率并缩小内存单元的大小，此外，亦可提供位线的平面结构(planar architecture)。
在本发明的特定实施例中，激光热退火工艺系用以于衬底中的凹部内形成金属硅化物，使用激光热退火可使金属硅化物以可控制的方式形成，其因在于激光热退火具有较低的热消耗，且激光能量能精确地施加于欲硅化的区域。
本发明的实施例提供一种包括衬底、在该衬底上的电荷捕捉介电层以及在该电荷捕捉介电层中的凹部的金属氧氮氧半导体装置，以符合前述的需求。其中，在该凹部中系设置有金属硅化物位线。
本发明之前述特征与其它特征、实施态样及优点将由本发明的下列详细说明结合所附图式而更为明显易懂。
附图说明
第1图为显示先前技术的金属氧氮氧半导体内存单元的示意图。
第2图为在衬底上形成氧氮氧层后的金属氧氮氧半导体装置的部份横断面图。
第3图显示根据本发明的实施例在氧氮氧层上形成位线掩模后的第2图的结构。
第4图说明根据本发明的实施例将凹部蚀刻通过该氧氮氧层并进入该衬底中之后的第3图的结构。
第5图显示沉积难熔金属层后的第4图的结构。
第6图说明于根据本发明的实施例进行退火处理以形成金属硅化物后并于其后将未反应的金属从结构中移除的第5图的结构。
第7图显示根据本发明的实施例遮盖并植入源极/漏极区后的第6图的结构。
第8图说明根据本发明的实施例在金属硅化物位线之上形成位线氧化物后的第7图的结构。
第9图说明根据本发明的实施例已将多晶硅字符线沉积于该氧氮氧层以及该位线氧化物之上后的第8图的结构。
第10图说明根据本发明的实施例将低电阻硅化物形成于多晶硅字符线上后的第9图的结构。
第11图显示本发明的另一实施例。
具体实施方式
本发明系用以解决与具有埋设位线的金属氧氮氧半导体装置有关的问题，具体而言，本发明降低在金属氧氮氧半导体装置中的埋设位线的电阻，而这些位线通常是由植入离子所形成，透过这些金属硅化物位线的形成，本发明可产生电阻极低的位线及缩小该些位线的宽度，并且减少这些位线的接触频率。再者，使用金属硅化物位线可缩小内存单元的大小。
第2图为一具有衬底30的金属氧氮氧半导体的单元结构的部份的横断面图，在第2图中的衬底30为P型衬底(P-substrate)。该衬底30系覆盖有电荷捕捉介电层32，在下列的实施例中，该电荷捕捉介电层32系称为氧氮氧层32，然而，在本发明的其它实施例中，可应用其它类型的电荷捕捉层，诸如氧化物/氧氮硅化物/氧化物层等为熟习该项技艺者所周知者。作为说明氧氮氧层32的实施例，一底层氧化物层34系于该衬底30之上成长出所欲的厚度，之后于该底层氧化物层34之上沉积氮化物层36，再藉由氮化物的氧化、或沉积或两者的结合而产生上层氧化物层38。该氧氮氧层32的形成乃为熟习该项技艺者已周知者，并且可应用任何习知的方法技术来产生该氧氮氧层32。
接下来的步骤包括沉积位线掩模40(通常以习知方式将光阻42图案化)，用以在芯片的记忆数组部份内的布线(layout)形成出位线，以及形成源极线以及漏极线。第3图的侧视图显示记忆数组部份内的金属氧氮氧半导体的部份具有图案化的光阻42，位线掩模40的光阻42纵列定义出未设置位线的区域，这些区域即为该装置的沟道的形成位置。
参阅第4图，该氧氮氧层32系依照该位线光盖40而蚀刻贯穿，持续该蚀刻处理以穿透该氧氮氧层32并且进入该衬底30至一特定深度，该蚀刻步骤可应用反应离子蚀刻的非等向蚀刻(anisotropic etch)。在进行蚀刻步骤之后，藉由习知的光阻移除技术将该位线掩模40予以移除。
在完成蚀刻工艺以于衬底30中形成凹部44之后，于该衬底30及该氧氮氧层32之上沉积难熔金属层46，该难熔金属层46可为一些诸如钨、钴、镍、钛、铂、钯等的任何不同的材料，已知这些金属可与硅反应以形成金属硅化物，而该难熔金属层46的沉积则可以习知的方式进行。
第6图显示第5图的结构在进行退火步骤后于该凹部44内形成金属硅化物位线48的结构。该金属硅化物位线48宜为以低电阻态(lowresistance phase)的特定金属硅化物所形成者，可应用快速热退火(RTA，rapid thermal annealing)工艺，使该难熔金属层46在该衬底30中与硅反应以形成金属硅化物。然而，在本发明的特定实施例中，亦可使用激光热退火(LTA，laser thermal annealing)工艺以使金属与硅反应，在第7图中的箭头50即指出此工艺。使用激光热退火形成金属硅化物的部份优点在于激光热退火的热消耗较低，并且以激光热退火可精确控制施加激光能量的区域，换言的，激光能量可直接而精确地施加于该凹部44以退火金属硅化物。
激光的能量密度(energy fluence)乃熟习该项技艺者可轻易地决定者，并将视所欲形成的金属硅化物的类型、所欲的金属硅化物的厚度等而定，激光热退火的参数举例而言，包括提供在约50mJ/cm2至约1.3J/cm2的间的能量密度。
第6图亦显示在已完成退火工艺且已形成金属硅化物之后将任何未反应的金属从结构中移除后的结构，该等未反应物的移除技术乃熟习该项技艺者已周知者，而可视已形成的金属硅化物的特定类型而定。
在第7图中，进行离子植入工艺以于该衬底30中形成源极/漏极区52，该源极/漏极区52系经由该金属硅化物位线48植入砷而形成者，使得该源极/漏极区52位于该金属硅化物位线48的下。习用的掩模及植入工艺可用来形成该源极/漏极区52，熟习该项技艺者可选择适当的使用量(dosage)与植入能量，然而，应了解的是当使用自我对准的植入物，以由该植入物自行对准至氧氮氧结构时，则不一定须要该掩模步骤。
虽然在本实施例中所说明的离子植入工艺系于进行硅化(silicidation)工艺之后实施，但在本发明的其它实施例中，可在硅化工艺之前进行离子植入，举例来说，在形成位线掩模40之后，施予适当选定的植入能量，能植入该掺杂物。然而，较佳实施例系于蚀刻后立刻植入掺杂物，藉此避免移除已植入的不欲移除的掺杂物。
如第8图所示，位线氧化物54系形成该金属硅化物位线48的上方的凹部44中，该位线氧化物54可在氧化操作中热成长于该金属硅化物位线48之上，而氧化工艺可为约800℃的低温氧化。另外，亦可沉积该位线氧化物54，在形成该位线氧化物54之后，可在该位线氧化物54及该氧氮氧层32之上沉积多晶硅或金属的字符线56，多晶硅的字符线56系依字符线掩模(显示于第9图)而形成，而该位线氧化物54则可包含该氧氮氧层32的上层氧化物层38的部份或全部。
接着提供低电阻的硅化物58于该多晶硅的字符线56的上方，此硅化物58的形成可藉由沉积难熔金属在该多晶硅的字符线56上及退火(例如快速热退火或激光热退火)所完成，不在多晶硅上的金属则将覆盖该氧氮氧层32的氧化物或该位线氧化物54，因此不会与氧化物反应而形成金属硅化物，而未反应的金属可由习知技术移除。
如在第10图中的所得结构所说明者，本发明的方法技术系提供具有埋设金属硅化物位线48的金属氧氮氧半导体装置，所创造出的金属氧氮氧半导体装置具有极低电阻的位线、可提高装置效能以及允许位线宽度的缩小并且亦可缩小内存单元的尺寸，再者，亦可降低该位线的接触频率，而本结构的另一个优点则为金属硅化物位线的使用系提供了平面结构。
在另一个实施例中，如第11图所说明者，并未蚀刻该衬底30，而仅将该氧氮氧层32形成于该衬底30上，而该金属硅化物位线48系形成于该衬底30上。
虽然已详细说明及显示本发明，但应清楚了解的是这些详细说明与显示仅为图式说明及范例，而且并非以此为限，本发明的范畴系以所附的申请专利范围所界定。
Claims (15)
1.一种形成金属氧氮氧半导体装置的方法，该方法包括下列步骤：
在衬底上形成电荷捕捉介电层；
依照位线图案蚀刻出一贯穿该电荷捕捉介电层且深入至该衬底的凹部；
在该凹部中形成金属硅化物位线；以及
在该凹部中形成氧化物，以使该金属硅化物位线成为完全包含在该衬底内的埋设位线。
2.如权利要求1所述的方法，其中，该形成金属硅化物位线的步骤包括：
在该凹部中沉积难熔金属；以及
在该凹部内进行激光热退火以在该凹部中形成金属硅化物。
3.如权利要求2所述的方法，还包括在该衬底中植入掺杂物，以在该金属硅化物位线之下形成源极/漏极区。
4.如权利要求3所述的方法，还包括在该凹部中形成在该金属硅化物位线之上的氧化物。
5.如权利要求4所述的方法，还包括在该电荷捕捉介电层与该氧化物上形成字符线。
6.如权利要求5所述的方法，还包括在该字符线上形成低电阻硅化物。
7.如权利要求2所述的方法，其中，该激光热退火的步骤包括施加具有在50mJ/cm2至1.3J/cm2之间的能量密度的激光能量。
8.如权利要求1所述的方法，其中该电荷捕捉层是氧化物-氮化物-氧化物层。
9.如权利要求1所述的方法，其中该蚀刻的步骤包含蚀刻该凹部深入至该衬底。
10.一种金属氧氮氧半导体，包括：
衬底(30)；
在该衬底(30)上的电荷捕捉介电层(32)；
在该电荷捕捉介电层(32)中且延伸入该衬底的凹部(44)；以及
在该凹部中(44)所完全包含于该衬底内的金属硅化物位线(48)。
11.如权利要求10所述的金属氧氮氧半导体，其中，该金属硅化物位线(48)为埋设位线。
12.如权利要求11所述的金属氧氮氧半导体，还包括在该凹部中的金属硅化物位线上的氧化物以及在该电荷捕捉介电层与氧化物之上的字符线。
13.如权利要求12所述的金属氧氮氧半导体，还包括在该金属硅化物位线下的源极/漏极区。
14.如权利要求13所述的金属氧氮氧半导体，其中，该金属硅化物位线包括激光热退火的金属硅化物。
15.如权利要求14所述的金属氧氮氧半导体，其中，该凹部延伸入该衬底中且该金属硅化物位线是在该凹部中。
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/022,798 | 2001-12-20 | ||
| US10/022,798 US6828199B2 (en) | 2001-12-20 | 2001-12-20 | Monos device having buried metal silicide bit line |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1605128A CN1605128A (zh) | 2005-04-06 |
| CN1311557C true CN1311557C (zh) | 2007-04-18 |
Family
ID=21811503
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB028251733A Expired - Lifetime CN1311557C (zh) | 2001-12-20 | 2002-12-11 | 具有埋设金属硅化物位线的金属氧氮氧半导体装置 |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US6828199B2 (zh) |
| EP (1) | EP1456885B1 (zh) |
| JP (1) | JP4681227B2 (zh) |
| KR (1) | KR100948199B1 (zh) |
| CN (1) | CN1311557C (zh) |
| AU (1) | AU2002357826A1 (zh) |
| TW (1) | TWI267942B (zh) |
| WO (1) | WO2003054964A2 (zh) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110021559A (zh) * | 2018-01-09 | 2019-07-16 | 联华电子股份有限公司 | 半导体元件及其制作方法 |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4545401B2 (ja) * | 2003-07-22 | 2010-09-15 | パナソニック株式会社 | 半導体装置の製造方法 |
| US20060084268A1 (en) * | 2004-10-15 | 2006-04-20 | Martin Verhoeven | Method for production of charge-trapping memory cells |
| WO2006077650A1 (ja) | 2005-01-24 | 2006-07-27 | Spansion Llc | 半導体装置及びその製造方法 |
| US8435873B2 (en) * | 2006-06-08 | 2013-05-07 | Texas Instruments Incorporated | Unguarded Schottky barrier diodes with dielectric underetch at silicide interface |
| KR100739532B1 (ko) * | 2006-06-09 | 2007-07-13 | 삼성전자주식회사 | 매몰 비트라인 형성 방법 |
| US7678654B2 (en) * | 2006-06-30 | 2010-03-16 | Qimonda Ag | Buried bitline with reduced resistance |
| US8642441B1 (en) * | 2006-12-15 | 2014-02-04 | Spansion Llc | Self-aligned STI with single poly for manufacturing a flash memory device |
| US8486782B2 (en) | 2006-12-22 | 2013-07-16 | Spansion Llc | Flash memory devices and methods for fabricating the same |
| KR101149043B1 (ko) | 2009-10-30 | 2012-05-24 | 에스케이하이닉스 주식회사 | 매립형 비트라인을 구비하는 반도체 장치 및 그 제조방법 |
| KR101172272B1 (ko) * | 2010-12-30 | 2012-08-09 | 에스케이하이닉스 주식회사 | 매립비트라인을 구비한 반도체장치 제조 방법 |
| US8853768B1 (en) | 2013-03-13 | 2014-10-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of fabricating MONOS semiconductor device |
| KR102600998B1 (ko) | 2016-09-28 | 2023-11-13 | 삼성전자주식회사 | 반도체 장치 |
Family Cites Families (31)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5168334A (en) | 1987-07-31 | 1992-12-01 | Texas Instruments, Incorporated | Non-volatile semiconductor memory |
| EP0368097A3 (en) | 1988-11-10 | 1992-04-29 | Texas Instruments Incorporated | A cross-point contact-free floating-gate memory array with silicided buried bitlines |
| JP2957283B2 (ja) * | 1990-12-06 | 1999-10-04 | 株式会社東芝 | 不揮発性半導体記憶装置及びその製造方法及び半導体装置 |
| US5670297A (en) | 1991-12-30 | 1997-09-23 | Sony Corporation | Process for the formation of a metal pattern |
| JP2964993B2 (ja) * | 1997-05-28 | 1999-10-18 | 日本電気株式会社 | 半導体記憶装置 |
| US6350643B1 (en) * | 1997-12-18 | 2002-02-26 | Advanced Technology Materials, Inc. | Reduced degradation of metal oxide ceramic due to diffusion of a mobile specie therefrom |
| US6121134A (en) * | 1998-04-21 | 2000-09-19 | Micron Technology, Inc. | High aspect ratio metallization structures and processes for fabricating the same |
| TW379417B (en) * | 1998-06-04 | 2000-01-11 | United Semiconductor Corp | Buried bitline structure and the manufacture method |
| US6261908B1 (en) | 1998-07-27 | 2001-07-17 | Advanced Micro Devices, Inc. | Buried local interconnect |
| US6355543B1 (en) * | 1998-09-29 | 2002-03-12 | Advanced Micro Devices, Inc. | Laser annealing for forming shallow source/drain extension for MOS transistor |
| US7157314B2 (en) * | 1998-11-16 | 2007-01-02 | Sandisk Corporation | Vertically stacked field programmable nonvolatile memory and method of fabrication |
| US6156654A (en) | 1998-12-07 | 2000-12-05 | Chartered Semiconductor Manufacturing Ltd. | Pulsed laser salicidation for fabrication of ultra-thin silicides in sub-quarter micron devices |
| JP2002539611A (ja) * | 1999-03-09 | 2002-11-19 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 不揮発性メモリを有する半導体装置 |
| KR100325472B1 (ko) * | 1999-04-15 | 2002-03-04 | 박종섭 | 디램 메모리 셀의 제조 방법 |
| US6210995B1 (en) * | 1999-09-09 | 2001-04-03 | International Business Machines Corporation | Method for manufacturing fusible links in a semiconductor device |
| JP3762584B2 (ja) * | 1999-09-20 | 2006-04-05 | 富士通株式会社 | 半導体集積回路装置 |
| DE19946435A1 (de) * | 1999-09-28 | 2001-04-05 | Infineon Technologies Ag | Integrierter Halbleiter-Festwertspeicher |
| US6177318B1 (en) * | 1999-10-18 | 2001-01-23 | Halo Lsi Design & Device Technology, Inc. | Integration method for sidewall split gate monos transistor |
| US6248633B1 (en) * | 1999-10-25 | 2001-06-19 | Halo Lsi Design & Device Technology, Inc. | Process for making and programming and operating a dual-bit multi-level ballistic MONOS memory |
| US6326268B1 (en) * | 1999-10-25 | 2001-12-04 | Advanced Micro Devices, Inc. | Method of fabricating a MONOS flash cell using shallow trench isolation |
| US6248635B1 (en) * | 1999-10-25 | 2001-06-19 | Advanced Micro Devices, Inc. | Process for fabricating a bit-line in a monos device using a dual layer hard mask |
| KR100335498B1 (ko) * | 1999-12-22 | 2002-05-08 | 윤종용 | 반도체 소자의 퓨즈부 구조 및 그 형성방법 |
| US6420264B1 (en) * | 2000-04-12 | 2002-07-16 | Ultratech Stepper, Inc. | Method of forming a silicide region in a Si substrate and a device having same |
| US6275414B1 (en) * | 2000-05-16 | 2001-08-14 | Advanced Micro Devices, Inc. | Uniform bitline strapping of a non-volatile memory cell |
| US6365446B1 (en) * | 2000-07-03 | 2002-04-02 | Chartered Semiconductor Manufacturing Ltd. | Formation of silicided ultra-shallow junctions using implant through metal technology and laser annealing process |
| JP4051175B2 (ja) * | 2000-11-17 | 2008-02-20 | スパンション エルエルシー | 不揮発性半導体メモリ装置および製造方法 |
| US6566200B2 (en) | 2001-07-03 | 2003-05-20 | Texas Instruments Incorporated | Flash memory array structure and method of forming |
| US6413821B1 (en) * | 2001-09-18 | 2002-07-02 | Seiko Epson Corporation | Method of fabricating semiconductor device including nonvolatile memory and peripheral circuit |
| JP2003163289A (ja) * | 2001-11-27 | 2003-06-06 | Mitsubishi Electric Corp | 半導体メモリの製造方法、及び該半導体メモリを含む半導体装置の製造方法 |
| US20050168334A1 (en) * | 2004-01-29 | 2005-08-04 | Junell Clint W. | Method and system for monitoring environmental events |
| US20060156654A1 (en) * | 2005-01-20 | 2006-07-20 | Andersen Corporation | Clad window frame with improved sealing |
-
2001
- 2001-12-20 US US10/022,798 patent/US6828199B2/en not_active Expired - Lifetime
-
2002
- 2002-12-11 AU AU2002357826A patent/AU2002357826A1/en not_active Abandoned
- 2002-12-11 CN CNB028251733A patent/CN1311557C/zh not_active Expired - Lifetime
- 2002-12-11 JP JP2003555586A patent/JP4681227B2/ja not_active Expired - Fee Related
- 2002-12-11 WO PCT/US2002/039781 patent/WO2003054964A2/en active Application Filing
- 2002-12-11 EP EP02792367.1A patent/EP1456885B1/en not_active Expired - Lifetime
- 2002-12-11 KR KR1020047009736A patent/KR100948199B1/ko not_active IP Right Cessation
- 2002-12-18 TW TW091136467A patent/TWI267942B/zh not_active IP Right Cessation
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110021559A (zh) * | 2018-01-09 | 2019-07-16 | 联华电子股份有限公司 | 半导体元件及其制作方法 |
| CN110021559B (zh) * | 2018-01-09 | 2021-08-24 | 联华电子股份有限公司 | 半导体元件及其制作方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| KR100948199B1 (ko) | 2010-04-15 |
| WO2003054964A3 (en) | 2004-03-04 |
| US6828199B2 (en) | 2004-12-07 |
| AU2002357826A8 (en) | 2003-07-09 |
| JP2005514768A (ja) | 2005-05-19 |
| JP4681227B2 (ja) | 2011-05-11 |
| EP1456885A2 (en) | 2004-09-15 |
| AU2002357826A1 (en) | 2003-07-09 |
| US20030119314A1 (en) | 2003-06-26 |
| WO2003054964A2 (en) | 2003-07-03 |
| TW200400588A (en) | 2004-01-01 |
| KR20040075021A (ko) | 2004-08-26 |
| CN1605128A (zh) | 2005-04-06 |
| EP1456885B1 (en) | 2016-10-12 |
| TWI267942B (en) | 2006-12-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI270985B (en) | Trench DMOS transistor structure having a low resistance path to a drain contact located on an upper surface | |
| KR100608407B1 (ko) | 비트 라인 생성 방법 및 메모리 셀 어레이 생성 방법 및메모리 셀 어레이 | |
| CN1311557C (zh) | 具有埋设金属硅化物位线的金属氧氮氧半导体装置 | |
| US4642881A (en) | Method of manufacturing nonvolatile semiconductor memory device by forming additional impurity doped region under the floating gate | |
| US6803279B2 (en) | NROM fabrication method | |
| CN100456452C (zh) | 非易失性半导体存储器件的制造方法及半导体存储器件 | |
| US20020063277A1 (en) | Planar structure for non-volatile memory devices | |
| US6287917B1 (en) | Process for fabricating an MNOS flash memory device | |
| CN1193414A (zh) | 浮栅非易失性存储器和制造这种器件的方法 | |
| CN1369908A (zh) | 包含非易失性半导体存储器的半导体集成电路装置的制造方法 | |
| US6399466B2 (en) | Method of manufacturing non-volatile semiconductor memory device storing charge in gate insulating layer therein | |
| JP2964969B2 (ja) | 不揮発性半導体記憶装置及びその製造方法 | |
| CN1312761C (zh) | 氮化物只读存储器记忆胞元配置制造方法 | |
| US6025229A (en) | Method of fabricating split-gate source side injection flash memory array | |
| JPH0677492A (ja) | 不揮発性記憶回路を有する半導体装置およびその製造方法 | |
| EP1017097A1 (en) | Manufacturing method of salicide contacts for non-volatile memory | |
| CN1470066A (zh) | 源极侧边植入硼以减少沟道掺杂的深次0.18微米闪存单元 | |
| JP3152749B2 (ja) | 半導体装置の製造方法 | |
| CN1468447A (zh) | 用源极侧硼注入的非易失性存储器 | |
| TW569396B (en) | Flash memory and fabricating method thereof | |
| TW424336B (en) | Manufacturing method for non-volatile memory cell having high coupling ratio | |
| CN1279609C (zh) | 存储器元件的制造方法 | |
| KR100562742B1 (ko) | 반도체 소자 및 그 제조방법 | |
| JP2605310B2 (ja) | 不揮発性メモリセルの製造方法 | |
| US6184084B1 (en) | Method to elimate silicide cracking for nand type flash memory devices by implanting a polish rate improver into the second polysilicon layer and polishing it |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C56 | Change in the name or address of the patentee |
Owner name: SPANSION CO., LTD. Free format text: FORMER NAME OR ADDRESS: ADVANCED MICRO DEVICES INC. |
|
| CP03 | Change of name, title or address |
Address after: California, USA Patentee after: SPANSION LLC Address before: California, USA Patentee before: Flying cable Co.,Ltd. |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20160411 Address after: California, USA Patentee after: CYPRESS SEMICONDUCTOR Corp. Address before: California, USA Patentee before: SPANSION LLC |
|
| CX01 | Expiry of patent term | ||
| CX01 | Expiry of patent term |
Granted publication date: 20070418 |