CN112567514A - 存储器结构及其形成方法 - Google Patents
存储器结构及其形成方法 Download PDFInfo
- Publication number
- CN112567514A CN112567514A CN201880096614.0A CN201880096614A CN112567514A CN 112567514 A CN112567514 A CN 112567514A CN 201880096614 A CN201880096614 A CN 201880096614A CN 112567514 A CN112567514 A CN 112567514A
- Authority
- CN
- China
- Prior art keywords
- layer
- substrate
- isolation
- substrate layer
- contact
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 title claims abstract description 90
- 238000000034 method Methods 0.000 title claims abstract description 57
- 239000000758 substrate Substances 0.000 claims abstract description 217
- 238000002955 isolation Methods 0.000 claims abstract description 212
- 238000003466 welding Methods 0.000 claims abstract description 46
- 229910052751 metal Inorganic materials 0.000 claims description 19
- 239000002184 metal Substances 0.000 claims description 19
- 239000011810 insulating material Substances 0.000 claims description 18
- 230000000149 penetrating effect Effects 0.000 claims description 18
- 239000000463 material Substances 0.000 claims description 14
- 230000002093 peripheral effect Effects 0.000 claims description 12
- 238000005530 etching Methods 0.000 claims description 10
- 239000007769 metal material Substances 0.000 claims description 9
- 238000011049 filling Methods 0.000 claims description 7
- 125000006850 spacer group Chemical group 0.000 claims description 4
- 230000003071 parasitic effect Effects 0.000 abstract description 24
- 239000010410 layer Substances 0.000 description 306
- 235000012431 wafers Nutrition 0.000 description 22
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 14
- 230000000694 effects Effects 0.000 description 8
- 239000004065 semiconductor Substances 0.000 description 8
- 229920002120 photoresistant polymer Polymers 0.000 description 5
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 4
- 239000003989 dielectric material Substances 0.000 description 4
- 229910052737 gold Inorganic materials 0.000 description 4
- 239000011241 protective layer Substances 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 229910052814 silicon oxide Inorganic materials 0.000 description 4
- 238000000231 atomic layer deposition Methods 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 238000005137 deposition process Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- 238000005034 decoration Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 238000004528 spin coating Methods 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000005240 physical vapour deposition Methods 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/41—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region of a memory region comprising a cell select transistor, e.g. NAND
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B41/27—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
- H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/42—Simultaneous manufacture of periphery and memory cells
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
- H10B43/35—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region with cell select transistors, e.g. NAND
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05075—Plural internal layers
- H01L2224/0508—Plural internal layers being stacked
- H01L2224/05085—Plural internal layers being stacked with additional elements, e.g. vias arrays, interposed between the stacked layers
- H01L2224/05089—Disposition of the additional element
- H01L2224/05093—Disposition of the additional element of a plurality of vias
- H01L2224/05096—Uniform arrangement, i.e. array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05553—Shape in top view being rectangular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/0557—Disposition the external layer being disposed on a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05639—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Memories (AREA)
Abstract
本发明涉及一种存储器结构及其形成方法,所述存储器结构包括:第一基底,包括:衬底层和存储层,所述衬底层具有相对的第一表面和第二表面,所述存储层位于所述衬底层的第一表面上,所述第一基底包括焊垫区域;介质层,位于所述衬底层的第二表面上;焊垫,位于所述焊垫区域上的介质层表面;隔离结构,贯穿所述衬底层,位于所述焊垫区域边缘,包围所述焊垫区域内的衬底层,用于隔离所述焊垫区域内的衬底层与所述隔离结构外围的衬底层。本发明的存储器结构中焊垫与衬底层之间的寄生电容被减小,有利于提高存储器性能。
Description
PCT国内申请,说明书已公开。
Claims (20)
- PCT国内申请,权利要求书已公开。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202111243473.0A CN114078954B (zh) | 2018-08-03 | 2018-08-03 | 存储器结构及其形成方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2018/098612 WO2020024282A1 (zh) | 2018-08-03 | 2018-08-03 | 存储器结构及其形成方法 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202111243473.0A Division CN114078954B (zh) | 2018-08-03 | 2018-08-03 | 存储器结构及其形成方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN112567514A true CN112567514A (zh) | 2021-03-26 |
CN112567514B CN112567514B (zh) | 2021-11-12 |
Family
ID=68695788
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201880096614.0A Active CN112567514B (zh) | 2018-08-03 | 2018-08-03 | 存储器结构及其形成方法 |
CN202111243473.0A Active CN114078954B (zh) | 2018-08-03 | 2018-08-03 | 存储器结构及其形成方法 |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202111243473.0A Active CN114078954B (zh) | 2018-08-03 | 2018-08-03 | 存储器结构及其形成方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US10497708B1 (zh) |
CN (2) | CN112567514B (zh) |
TW (1) | TWI704677B (zh) |
WO (1) | WO2020024282A1 (zh) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113594163A (zh) * | 2021-07-05 | 2021-11-02 | 长鑫存储技术有限公司 | 存储器及其制造方法 |
CN113725226A (zh) * | 2021-08-30 | 2021-11-30 | 长江存储科技有限责任公司 | 三维存储器及其制造方法 |
US11985808B2 (en) | 2021-07-05 | 2024-05-14 | Changxin Memory Technologies, Inc. | Memory and method for manufacturing same |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2018117102A (ja) * | 2017-01-20 | 2018-07-26 | ソニーセミコンダクタソリューションズ株式会社 | 半導体装置 |
CN111326511A (zh) * | 2020-03-09 | 2020-06-23 | 长江存储科技有限责任公司 | 存储器件及其制造方法 |
CN117649869A (zh) * | 2022-08-17 | 2024-03-05 | 长鑫存储技术有限公司 | 一种存储系统及电子设备 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101202257A (zh) * | 2004-03-31 | 2008-06-18 | 恩益禧电子股份有限公司 | 半导体器件及其制造方法 |
US20120181602A1 (en) * | 2011-01-13 | 2012-07-19 | Yoshiaki Fukuzumi | Semiconductor memory device and method of manufacturing the same |
CN105788632A (zh) * | 2016-02-26 | 2016-07-20 | 宁波时代全芯科技有限公司 | 记忆体结构与记忆体电路 |
CN106910746A (zh) * | 2017-03-08 | 2017-06-30 | 长江存储科技有限责任公司 | 一种3d nand存储器件及其制造方法、封装方法 |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5637513A (en) * | 1994-07-08 | 1997-06-10 | Nec Corporation | Fabrication method of semiconductor device with SOI structure |
KR100268422B1 (ko) * | 1998-07-31 | 2000-10-16 | 윤종용 | 반도체 장치의 콘택 패드 및 그의 형성 방법 |
ATE524839T1 (de) * | 2004-06-30 | 2011-09-15 | Cree Inc | Verfahren zum kapseln eines lichtemittierenden bauelements und gekapselte lichtemittierende bauelemente im chip-massstab |
JP4577687B2 (ja) * | 2005-03-17 | 2010-11-10 | エルピーダメモリ株式会社 | 半導体装置 |
US7745876B2 (en) * | 2007-02-21 | 2010-06-29 | Samsung Electronics Co., Ltd. | Semiconductor integrated circuit devices including gate patterns having step difference therebetween and a connection line disposed between the gate patterns and methods of fabricating the same |
US7882628B2 (en) * | 2007-05-30 | 2011-02-08 | Intel Corporation | Multi-chip packaging using an interposer such as a silicon based interposer with through-silicon-vias |
KR101419882B1 (ko) * | 2007-06-18 | 2014-08-14 | 삼성전자주식회사 | 패턴 형성 방법, 이를 이용한 전하 저장막 패턴 형성 방법,비휘발성 메모리 소자 및 이의 제조 방법. |
JP5302522B2 (ja) * | 2007-07-02 | 2013-10-02 | スパンション エルエルシー | 半導体装置及びその製造方法 |
KR101320518B1 (ko) * | 2007-10-24 | 2013-12-19 | 삼성전자주식회사 | 적층 레벨의 트랜지스터들을 갖는 집적 회로 반도체 소자및 그 제조방법 |
US20100224965A1 (en) * | 2009-03-09 | 2010-09-09 | Chien-Li Kuo | Through-silicon via structure and method for making the same |
US8263492B2 (en) * | 2009-04-29 | 2012-09-11 | International Business Machines Corporation | Through substrate vias |
JP5218497B2 (ja) * | 2009-12-04 | 2013-06-26 | 株式会社デンソー | 半導体装置およびその製造方法 |
KR101697573B1 (ko) * | 2010-11-29 | 2017-01-19 | 삼성전자 주식회사 | 반도체 장치, 그 제조 방법, 및 상기 반도체 장치를 포함하는 반도체 패키지 |
US9595533B2 (en) * | 2012-08-30 | 2017-03-14 | Micron Technology, Inc. | Memory array having connections going through control gates |
KR102076305B1 (ko) * | 2013-05-13 | 2020-04-02 | 에스케이하이닉스 주식회사 | 반도체 소자 및 그 형성 방법 |
US9236326B2 (en) * | 2014-04-25 | 2016-01-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure and fabricating method thereof |
US9324632B2 (en) * | 2014-05-28 | 2016-04-26 | Globalfoundries Inc. | Semiconductor structures with isolated ohmic trenches and stand-alone isolation trenches and related method |
US9728545B2 (en) * | 2015-04-16 | 2017-08-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for preventing floating gate variation |
US20170317166A1 (en) * | 2016-04-29 | 2017-11-02 | Globalfoundries Inc. | Isolation structures for circuits sharing a substrate |
CN106920796B (zh) * | 2017-03-08 | 2019-02-15 | 长江存储科技有限责任公司 | 一种3d nand存储器件及其制造方法 |
US9960181B1 (en) * | 2017-04-17 | 2018-05-01 | Sandisk Technologies Llc | Three-dimensional memory device having contact via structures in overlapped terrace region and method of making thereof |
-
2018
- 2018-08-03 CN CN201880096614.0A patent/CN112567514B/zh active Active
- 2018-08-03 CN CN202111243473.0A patent/CN114078954B/zh active Active
- 2018-08-03 WO PCT/CN2018/098612 patent/WO2020024282A1/zh active Application Filing
- 2018-09-06 TW TW107131290A patent/TWI704677B/zh active
- 2018-09-12 US US16/128,520 patent/US10497708B1/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101202257A (zh) * | 2004-03-31 | 2008-06-18 | 恩益禧电子股份有限公司 | 半导体器件及其制造方法 |
US20120181602A1 (en) * | 2011-01-13 | 2012-07-19 | Yoshiaki Fukuzumi | Semiconductor memory device and method of manufacturing the same |
CN105788632A (zh) * | 2016-02-26 | 2016-07-20 | 宁波时代全芯科技有限公司 | 记忆体结构与记忆体电路 |
CN106910746A (zh) * | 2017-03-08 | 2017-06-30 | 长江存储科技有限责任公司 | 一种3d nand存储器件及其制造方法、封装方法 |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113594163A (zh) * | 2021-07-05 | 2021-11-02 | 长鑫存储技术有限公司 | 存储器及其制造方法 |
CN113594163B (zh) * | 2021-07-05 | 2023-12-19 | 长鑫存储技术有限公司 | 存储器及其制造方法 |
US11985808B2 (en) | 2021-07-05 | 2024-05-14 | Changxin Memory Technologies, Inc. | Memory and method for manufacturing same |
CN113725226A (zh) * | 2021-08-30 | 2021-11-30 | 长江存储科技有限责任公司 | 三维存储器及其制造方法 |
CN113725226B (zh) * | 2021-08-30 | 2024-04-16 | 长江存储科技有限责任公司 | 三维存储器及其制造方法 |
Also Published As
Publication number | Publication date |
---|---|
WO2020024282A1 (zh) | 2020-02-06 |
CN114078954A (zh) | 2022-02-22 |
TWI704677B (zh) | 2020-09-11 |
TW202008566A (zh) | 2020-02-16 |
CN112567514B (zh) | 2021-11-12 |
CN114078954B (zh) | 2024-04-05 |
US10497708B1 (en) | 2019-12-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN112567514B (zh) | 存储器结构及其形成方法 | |
US7678696B2 (en) | Method of making through wafer vias | |
US20130015504A1 (en) | Tsv structure and method for forming the same | |
US20200075482A1 (en) | Semiconductor device and manufacturing method thereof | |
TW201717278A (zh) | 具有選擇性蝕刻終止襯墊之自對準閘極下接接觸 | |
CN104425453A (zh) | 3dic互连装置和方法 | |
CN112582375B (zh) | 带侧壁互连结构的半导体装置及其制造方法及电子设备 | |
TWI670857B (zh) | 記憶體結構及其形成方法 | |
CN112582374B (zh) | 带侧壁互连结构的半导体装置及其制造方法及电子设备 | |
JP4847072B2 (ja) | 半導体集積回路装置およびその製造方法 | |
CN111480226B (zh) | 在半导体芯片中的保护结构及用于形成其的方法 | |
JP2008085173A (ja) | 半導体装置及びその製造方法 | |
US11239204B2 (en) | Bonded assembly containing laterally bonded bonding pads and methods of forming the same | |
TWI497574B (zh) | 半導體結構 | |
TW202018769A (zh) | 半導體元件及其製造方法 | |
CN111223871B (zh) | 一种存储器件的制备方法以及存储器件 | |
TW202234655A (zh) | 半導體元件 | |
CN112614849A (zh) | 三维存储器结构及其制备方法 | |
WO2019042250A1 (zh) | 存储器结构及其形成方法 | |
KR20110001136A (ko) | 반도체 소자의 제조 방법 | |
KR20140141347A (ko) | 반도체 장치 및 그의 제조 방법 | |
WO2019042248A1 (zh) | 存储器结构及其形成方法 | |
KR101067875B1 (ko) | 반도체 소자의 제조방법 | |
WO2021022811A1 (zh) | 半导体结构及其形成方法 | |
JP2011243736A (ja) | 半導体装置及びその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |