CN1060724A - 双重电压源的接口电路 - Google Patents

双重电压源的接口电路 Download PDF

Info

Publication number
CN1060724A
CN1060724A CN91100202A CN91100202A CN1060724A CN 1060724 A CN1060724 A CN 1060724A CN 91100202 A CN91100202 A CN 91100202A CN 91100202 A CN91100202 A CN 91100202A CN 1060724 A CN1060724 A CN 1060724A
Authority
CN
China
Prior art keywords
cmos transistor
interface circuit
input signal
mentioned
voltage source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN91100202A
Other languages
English (en)
Chinese (zh)
Inventor
韩教真
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of CN1060724A publication Critical patent/CN1060724A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
CN91100202A 1990-10-15 1991-01-12 双重电压源的接口电路 Pending CN1060724A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1019900016388A KR920009078A (ko) 1990-10-15 1990-10-15 이중전압원 인터페이스회로
KR16388 1990-10-15

Publications (1)

Publication Number Publication Date
CN1060724A true CN1060724A (zh) 1992-04-29

Family

ID=19304696

Family Applications (1)

Application Number Title Priority Date Filing Date
CN91100202A Pending CN1060724A (zh) 1990-10-15 1991-01-12 双重电压源的接口电路

Country Status (8)

Country Link
JP (1) JPH04150411A (enExample)
KR (1) KR920009078A (enExample)
CN (1) CN1060724A (enExample)
DE (1) DE4040046C1 (enExample)
FR (1) FR2668001A1 (enExample)
GB (1) GB2248988A (enExample)
IT (1) IT1244339B (enExample)
NL (1) NL9100046A (enExample)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5432467A (en) * 1993-05-07 1995-07-11 Altera Corporation Programmable logic device with low power voltage level translator
US5508653A (en) * 1993-09-29 1996-04-16 Acc Microelectronics Corporation Multi-voltage circuit arrangement and method for accommodating hybrid electronic system requirements
JP3204848B2 (ja) * 1994-08-09 2001-09-04 株式会社東芝 レベル変換回路及びこのレベル変換回路を用いてレベル変換されたデータを出力する方法
KR100223744B1 (ko) * 1995-12-29 1999-10-15 김영환 혼합 전압 입력 버퍼
JP3258229B2 (ja) * 1996-03-18 2002-02-18 株式会社東芝 レベル変換回路及び半導体集積回路
DE19844674A1 (de) * 1998-09-29 1999-12-16 Siemens Ag Logikpegelkonverter
US7005893B1 (en) 1999-07-19 2006-02-28 University Of Southern California High-performance clock-powered logic
WO2001006656A1 (en) * 1999-07-19 2001-01-25 University Of Southern California High-performance clock-powered logic
JP3701942B2 (ja) 2003-01-21 2005-10-05 沖電気工業株式会社 レベル変換回路
JP4667190B2 (ja) * 2005-09-29 2011-04-06 パナソニック株式会社 レベル変換回路
JP4702261B2 (ja) * 2005-11-24 2011-06-15 富士電機システムズ株式会社 レベルシフト回路
JP2017168965A (ja) * 2016-03-15 2017-09-21 力晶科技股▲ふん▼有限公司 レベルシフト回路
CN112311207A (zh) * 2020-11-17 2021-02-02 北京集创北方科技股份有限公司 电压转换装置、电源芯片及电子设备

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5087746A (enExample) * 1973-12-07 1975-07-15
US4039862A (en) * 1976-01-19 1977-08-02 Rca Corporation Level shift circuit
JPS5775027A (en) * 1980-10-29 1982-05-11 Nec Corp Level shift circuit
CA1175503A (en) * 1981-07-17 1984-10-02 Andreas Demetriou Cmos turn-on circuit
US4644185A (en) * 1985-05-03 1987-02-17 National Semiconductor Corporation Self clocking CMOS latch
JPS6269719A (ja) * 1985-09-24 1987-03-31 Toshiba Corp レベル変換論理回路
US4695744A (en) * 1985-12-16 1987-09-22 Rca Corporation Level shift circuit including source follower output
US4897567A (en) * 1988-10-13 1990-01-30 Harris Corporation Fast level translator circuit
US4978870A (en) * 1989-07-19 1990-12-18 Industrial Technology Research Institute CMOS digital level shifter circuit

Also Published As

Publication number Publication date
KR920009078A (ko) 1992-05-28
JPH04150411A (ja) 1992-05-22
NL9100046A (nl) 1992-05-06
GB2248988A (en) 1992-04-22
FR2668001A1 (fr) 1992-04-17
IT9022392A1 (it) 1992-06-14
DE4040046C1 (enExample) 1992-04-02
GB9027194D0 (en) 1991-02-06
IT1244339B (it) 1994-07-08
IT9022392A0 (it) 1990-12-14

Similar Documents

Publication Publication Date Title
KR100299884B1 (ko) 낮은항복전압을갖는출력버퍼회로
CN1311635C (zh) 电平移位电路
US4752703A (en) Current source polarity switching circuit
JPH11274912A (ja) レベルシフト回路
CN1060724A (zh) 双重电压源的接口电路
JP2009088766A (ja) 出力バッファ回路
JP4063047B2 (ja) レベルシフト回路
JPH0229115A (ja) 出力回路
JP2547893B2 (ja) 論理回路
US6426658B1 (en) Buffers with reduced voltage input/output signals
JP3540401B2 (ja) レベルシフト回路
JP2007174311A (ja) 電圧選択回路
JP3174027B2 (ja) 信号レベル変換回路
JPH03235417A (ja) ＢｉＣＭＯＳフルスィング駆動回路
JP2001111412A (ja) 入力信号レベル変換回路及び液晶表示装置
JPH07105709B2 (ja) 電圧変換回路
US6049226A (en) Level converter
JP2500791B2 (ja) 演算増幅回路
JPH03123220A (ja) 出力回路
JPH0430765B2 (enExample)
JP2853280B2 (ja) 出力回路
KR200329174Y1 (ko) 저 전력 소비형 버퍼
JP2858503B2 (ja) Ｍｏｓ型半導体集積回路
KR910001069B1 (ko) 상보형 mos집적회로
JP3071911B2 (ja) Ｃｍｏｓ型入力回路

Legal Events

Date Code Title Description
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C06 Publication
PB01 Publication
C01 Deemed withdrawal of patent application (patent law 1993)
WD01 Invention patent application deemed withdrawn after publication