IT9022392A0 - Circuito interfaccia a doppia sorgente di tensione - Google Patents

Circuito interfaccia a doppia sorgente di tensione

Info

Publication number
IT9022392A0
IT9022392A0 IT9022392A IT2239290A IT9022392A0 IT 9022392 A0 IT9022392 A0 IT 9022392A0 IT 9022392 A IT9022392 A IT 9022392A IT 2239290 A IT2239290 A IT 2239290A IT 9022392 A0 IT9022392 A0 IT 9022392A0
Authority
IT
Italy
Prior art keywords
voltage source
interface circuit
source interface
dual voltage
dual
Prior art date
Application number
IT9022392A
Other languages
English (en)
Other versions
IT9022392A1 (it
IT1244339B (it
Inventor
Gyo-Jin Han
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of IT9022392A0 publication Critical patent/IT9022392A0/it
Publication of IT9022392A1 publication Critical patent/IT9022392A1/it
Application granted granted Critical
Publication of IT1244339B publication Critical patent/IT1244339B/it

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
IT02239290A 1990-10-15 1990-12-14 Circuito interfaccia a doppia sorgente di tensione IT1244339B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900016388A KR920009078A (ko) 1990-10-15 1990-10-15 이중전압원 인터페이스회로

Publications (3)

Publication Number Publication Date
IT9022392A0 true IT9022392A0 (it) 1990-12-14
IT9022392A1 IT9022392A1 (it) 1992-06-14
IT1244339B IT1244339B (it) 1994-07-08

Family

ID=19304696

Family Applications (1)

Application Number Title Priority Date Filing Date
IT02239290A IT1244339B (it) 1990-10-15 1990-12-14 Circuito interfaccia a doppia sorgente di tensione

Country Status (8)

Country Link
JP (1) JPH04150411A (it)
KR (1) KR920009078A (it)
CN (1) CN1060724A (it)
DE (1) DE4040046C1 (it)
FR (1) FR2668001A1 (it)
GB (1) GB2248988A (it)
IT (1) IT1244339B (it)
NL (1) NL9100046A (it)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5432467A (en) * 1993-05-07 1995-07-11 Altera Corporation Programmable logic device with low power voltage level translator
US5508653A (en) * 1993-09-29 1996-04-16 Acc Microelectronics Corporation Multi-voltage circuit arrangement and method for accommodating hybrid electronic system requirements
JP3204848B2 (ja) * 1994-08-09 2001-09-04 株式会社東芝 レベル変換回路及びこのレベル変換回路を用いてレベル変換されたデータを出力する方法
KR100223744B1 (ko) * 1995-12-29 1999-10-15 김영환 혼합 전압 입력 버퍼
JP3258229B2 (ja) * 1996-03-18 2002-02-18 株式会社東芝 レベル変換回路及び半導体集積回路
DE19844674A1 (de) * 1998-09-29 1999-12-16 Siemens Ag Logikpegelkonverter
US7005893B1 (en) 1999-07-19 2006-02-28 University Of Southern California High-performance clock-powered logic
WO2001006656A1 (en) * 1999-07-19 2001-01-25 University Of Southern California High-performance clock-powered logic
JP3701942B2 (ja) 2003-01-21 2005-10-05 沖電気工業株式会社 レベル変換回路
JP4667190B2 (ja) * 2005-09-29 2011-04-06 パナソニック株式会社 レベル変換回路
JP4702261B2 (ja) * 2005-11-24 2011-06-15 富士電機システムズ株式会社 レベルシフト回路
JP2017168965A (ja) * 2016-03-15 2017-09-21 力晶科技股▲ふん▼有限公司 レベルシフト回路

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5087746A (it) * 1973-12-07 1975-07-15
US4039862A (en) * 1976-01-19 1977-08-02 Rca Corporation Level shift circuit
JPS5775027A (en) * 1980-10-29 1982-05-11 Nec Corp Level shift circuit
CA1175503A (en) * 1981-07-17 1984-10-02 Andreas Demetriou Cmos turn-on circuit
US4644185A (en) * 1985-05-03 1987-02-17 National Semiconductor Corporation Self clocking CMOS latch
JPS6269719A (ja) * 1985-09-24 1987-03-31 Toshiba Corp レベル変換論理回路
US4695744A (en) * 1985-12-16 1987-09-22 Rca Corporation Level shift circuit including source follower output
US4897567A (en) * 1988-10-13 1990-01-30 Harris Corporation Fast level translator circuit
US4978870A (en) * 1989-07-19 1990-12-18 Industrial Technology Research Institute CMOS digital level shifter circuit

Also Published As

Publication number Publication date
NL9100046A (nl) 1992-05-06
DE4040046C1 (it) 1992-04-02
IT9022392A1 (it) 1992-06-14
KR920009078A (ko) 1992-05-28
CN1060724A (zh) 1992-04-29
JPH04150411A (ja) 1992-05-22
GB2248988A (en) 1992-04-22
GB9027194D0 (en) 1991-02-06
FR2668001A1 (fr) 1992-04-17
IT1244339B (it) 1994-07-08

Similar Documents

Publication Publication Date Title
ITMI911026A0 (it) Circuito di riferimento di tensione a band-gap campionato
ITMI921963A0 (it) Circuito generatore di tensione interna
DE69230346T2 (de) Konstantspannungsschaltung
IT1221261B (it) Moltiplicatore di tensione omos
DE69314555T2 (de) Hochspannungsschaltkreis
IT9022392A0 (it) Circuito interfaccia a doppia sorgente di tensione
BR8901529A (pt) Conjunto de circuito
IT1225607B (it) Circuito logico cmos per alta tensione
IT8622720A0 (it) Circuito limitatore di tensione.
IT1240754B (it) Circuito misuratore di differenza di tensione.
DE69212889D1 (de) Konstantspannungsschaltkreis
BR9407804A (pt) Conjunto de circuito de sincronização
ITMI921017A0 (it) Circuito generatore di una tensione di riferimento
DE69224602D1 (de) Spannungsvervielfacher
ITRM920026A0 (it) Circuito di generazione di tensione di riferimento.
DE69216484D1 (de) Abschalteanordnung für Hochspannung
IT1243934B (it) Circuito integrato ad alta tensione.
IT9067404A0 (it) circuito
BR9405458A (pt) Circuito de exploração de pontos
DE59205727D1 (de) Hochspannungstransistor
DE59108939D1 (de) Hochspannungsbauelement
DE69227685T2 (de) Spannungsvergleichschaltung
IT8820349A0 (it) Circuito integrato per alta tensione con isolamento a giunzione.
KR930016059U (ko) 고전압 스위치
BR9403872A (pt) Circuito de interfaces

Legal Events

Date Code Title Description
0001 Granted