JPH04150411A - 二重電圧源インタフェース回路 - Google Patents
二重電圧源インタフェース回路Info
- Publication number
- JPH04150411A JPH04150411A JP2401074A JP40107490A JPH04150411A JP H04150411 A JPH04150411 A JP H04150411A JP 2401074 A JP2401074 A JP 2401074A JP 40107490 A JP40107490 A JP 40107490A JP H04150411 A JPH04150411 A JP H04150411A
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- inverter
- state
- shifts
- voltage source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000009977 dual effect Effects 0.000 claims description 14
- 238000010586 diagram Methods 0.000 description 8
- 230000000694 effects Effects 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 230000007257 malfunction Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018507—Interface arrangements
- H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Electronic Switches (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019900016388A KR920009078A (ko) | 1990-10-15 | 1990-10-15 | 이중전압원 인터페이스회로 |
KR1990-16388 | 1990-10-15 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH04150411A true JPH04150411A (ja) | 1992-05-22 |
Family
ID=19304696
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2401074A Pending JPH04150411A (ja) | 1990-10-15 | 1990-12-10 | 二重電圧源インタフェース回路 |
Country Status (8)
Country | Link |
---|---|
JP (1) | JPH04150411A (it) |
KR (1) | KR920009078A (it) |
CN (1) | CN1060724A (it) |
DE (1) | DE4040046C1 (it) |
FR (1) | FR2668001A1 (it) |
GB (1) | GB2248988A (it) |
IT (1) | IT1244339B (it) |
NL (1) | NL9100046A (it) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5880617A (en) * | 1996-03-18 | 1999-03-09 | Kabushiki Kaisha Toshiba | Level conversion circuit and semiconductor integrated circuit |
US6946892B2 (en) | 2003-01-21 | 2005-09-20 | Oki Electric Industry Co., Ltd. | Level transforming circuit |
JP2007096865A (ja) * | 2005-09-29 | 2007-04-12 | Matsushita Electric Ind Co Ltd | レベル変換回路 |
JP2007174627A (ja) * | 2005-11-24 | 2007-07-05 | Fuji Electric Device Technology Co Ltd | レベルシフト回路 |
JP2017168965A (ja) * | 2016-03-15 | 2017-09-21 | 力晶科技股▲ふん▼有限公司 | レベルシフト回路 |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5432467A (en) * | 1993-05-07 | 1995-07-11 | Altera Corporation | Programmable logic device with low power voltage level translator |
US5508653A (en) * | 1993-09-29 | 1996-04-16 | Acc Microelectronics Corporation | Multi-voltage circuit arrangement and method for accommodating hybrid electronic system requirements |
JP3204848B2 (ja) * | 1994-08-09 | 2001-09-04 | 株式会社東芝 | レベル変換回路及びこのレベル変換回路を用いてレベル変換されたデータを出力する方法 |
KR100223744B1 (ko) * | 1995-12-29 | 1999-10-15 | 김영환 | 혼합 전압 입력 버퍼 |
DE19844674A1 (de) * | 1998-09-29 | 1999-12-16 | Siemens Ag | Logikpegelkonverter |
US7005893B1 (en) | 1999-07-19 | 2006-02-28 | University Of Southern California | High-performance clock-powered logic |
AU6108900A (en) * | 1999-07-19 | 2001-02-05 | University Of Southern California | High-performance clock-powered logic |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5087746A (it) * | 1973-12-07 | 1975-07-15 | ||
JPS5775027A (en) * | 1980-10-29 | 1982-05-11 | Nec Corp | Level shift circuit |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4039862A (en) * | 1976-01-19 | 1977-08-02 | Rca Corporation | Level shift circuit |
CA1175503A (en) * | 1981-07-17 | 1984-10-02 | Andreas Demetriou | Cmos turn-on circuit |
US4644185A (en) * | 1985-05-03 | 1987-02-17 | National Semiconductor Corporation | Self clocking CMOS latch |
JPS6269719A (ja) * | 1985-09-24 | 1987-03-31 | Toshiba Corp | レベル変換論理回路 |
US4695744A (en) * | 1985-12-16 | 1987-09-22 | Rca Corporation | Level shift circuit including source follower output |
US4897567A (en) * | 1988-10-13 | 1990-01-30 | Harris Corporation | Fast level translator circuit |
US4978870A (en) * | 1989-07-19 | 1990-12-18 | Industrial Technology Research Institute | CMOS digital level shifter circuit |
-
1990
- 1990-10-15 KR KR1019900016388A patent/KR920009078A/ko not_active IP Right Cessation
- 1990-12-10 JP JP2401074A patent/JPH04150411A/ja active Pending
- 1990-12-14 DE DE4040046A patent/DE4040046C1/de not_active Expired - Lifetime
- 1990-12-14 IT IT02239290A patent/IT1244339B/it active IP Right Grant
- 1990-12-14 GB GB9027194A patent/GB2248988A/en not_active Withdrawn
-
1991
- 1991-01-11 NL NL9100046A patent/NL9100046A/nl not_active Application Discontinuation
- 1991-01-11 FR FR9100305A patent/FR2668001A1/fr active Pending
- 1991-01-12 CN CN91100202A patent/CN1060724A/zh active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5087746A (it) * | 1973-12-07 | 1975-07-15 | ||
JPS5775027A (en) * | 1980-10-29 | 1982-05-11 | Nec Corp | Level shift circuit |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5880617A (en) * | 1996-03-18 | 1999-03-09 | Kabushiki Kaisha Toshiba | Level conversion circuit and semiconductor integrated circuit |
US6946892B2 (en) | 2003-01-21 | 2005-09-20 | Oki Electric Industry Co., Ltd. | Level transforming circuit |
JP2007096865A (ja) * | 2005-09-29 | 2007-04-12 | Matsushita Electric Ind Co Ltd | レベル変換回路 |
JP2007174627A (ja) * | 2005-11-24 | 2007-07-05 | Fuji Electric Device Technology Co Ltd | レベルシフト回路 |
JP4702261B2 (ja) * | 2005-11-24 | 2011-06-15 | 富士電機システムズ株式会社 | レベルシフト回路 |
JP2017168965A (ja) * | 2016-03-15 | 2017-09-21 | 力晶科技股▲ふん▼有限公司 | レベルシフト回路 |
Also Published As
Publication number | Publication date |
---|---|
KR920009078A (ko) | 1992-05-28 |
GB2248988A (en) | 1992-04-22 |
FR2668001A1 (fr) | 1992-04-17 |
CN1060724A (zh) | 1992-04-29 |
IT1244339B (it) | 1994-07-08 |
GB9027194D0 (en) | 1991-02-06 |
IT9022392A0 (it) | 1990-12-14 |
DE4040046C1 (it) | 1992-04-02 |
NL9100046A (nl) | 1992-05-06 |
IT9022392A1 (it) | 1992-06-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7176741B2 (en) | Level shift circuit | |
JP3152867B2 (ja) | レベルシフト半導体装置 | |
US5872476A (en) | Level converter circuit generating a plurality of positive/negative voltages | |
EP0817385A1 (en) | Voltage-level shifter | |
JPH0440798B2 (it) | ||
KR19980081521A (ko) | 낮은 항복 전압을 갖는 출력 버퍼 회로 | |
JPH10303735A (ja) | トランスミッション・ゲート | |
JPH07105448B2 (ja) | Mos型集積回路 | |
JPH04150411A (ja) | 二重電圧源インタフェース回路 | |
US20040207450A1 (en) | Voltage level shifter and system mounting voltage level shifter therein | |
JPH02188024A (ja) | レベルシフト回路 | |
US20070279091A1 (en) | Digital Voltage Level Shifter | |
JP2544808B2 (ja) | 差動増幅回路 | |
JP2001068978A (ja) | レベルシフタ回路 | |
US6340907B2 (en) | Schmitt trigger circuit having independent threshold voltage setting to provide hysteresis | |
US6426658B1 (en) | Buffers with reduced voltage input/output signals | |
JP2679495B2 (ja) | 半導体回路 | |
JP3540401B2 (ja) | レベルシフト回路 | |
KR900007377B1 (ko) | 3스테이트부 상보형 mos 집적회로 | |
JP2788890B2 (ja) | レベルシフト回路 | |
JPS60236322A (ja) | Mosトランジスタ回路 | |
JP3967248B2 (ja) | レベルシフト回路 | |
JPH02179121A (ja) | インバータ回路 | |
JP4314967B2 (ja) | シュミット回路 | |
JP3211830B2 (ja) | Cmosレベル・シフタ回路 |