CN105990339B - 半导体器件 - Google Patents

半导体器件 Download PDF

Info

Publication number
CN105990339B
CN105990339B CN201610188337.9A CN201610188337A CN105990339B CN 105990339 B CN105990339 B CN 105990339B CN 201610188337 A CN201610188337 A CN 201610188337A CN 105990339 B CN105990339 B CN 105990339B
Authority
CN
China
Prior art keywords
local connection
connection wiring
wiring
channel transistor
active region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201610188337.9A
Other languages
English (en)
Chinese (zh)
Other versions
CN105990339A (zh
Inventor
冈垣健
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
Renesas Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Electronics Corp filed Critical Renesas Electronics Corp
Publication of CN105990339A publication Critical patent/CN105990339A/zh
Application granted granted Critical
Publication of CN105990339B publication Critical patent/CN105990339B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/90—Masterslice integrated circuits
    • H10D84/903—Masterslice integrated circuits comprising field effect technology
    • H10D84/907—CMOS gate arrays
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85—Complementary IGFETs, e.g. CMOS
    • H10D84/853—Complementary IGFETs, e.g. CMOS comprising FinFETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5226—Via connections in a multilevel interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528—Layout of the interconnection structure
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/061—Manufacture or treatment of FETs having Schottky gates
    • H10D30/0612—Manufacture or treatment of FETs having Schottky gates of lateral single-gate Schottky FETs
    • H10D30/0614—Manufacture or treatment of FETs having Schottky gates of lateral single-gate Schottky FETs using processes wherein the final gate is made after the completion of the source and drain regions, e.g. gate-last processes using dummy gates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/061—Manufacture or treatment of FETs having Schottky gates
    • H10D30/0612—Manufacture or treatment of FETs having Schottky gates of lateral single-gate Schottky FETs
    • H10D30/0616—Manufacture or treatment of FETs having Schottky gates of lateral single-gate Schottky FETs using processes wherein the final gate is made before the completion of the source and drain regions, e.g. gate-first processes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/611—Insulated-gate field-effect transistors [IGFET] having multiple independently-addressable gate electrodes influencing the same channel
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/62—Fin field-effect transistors [FinFET]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/117—Shapes of semiconductor bodies
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/90—Masterslice integrated circuits
    • H10D84/903—Masterslice integrated circuits comprising field effect technology
    • H10D84/907—CMOS gate arrays
    • H10D84/909—Microarchitecture
    • H10D84/922—Microarchitecture relative P to N transistor sizes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/90—Masterslice integrated circuits
    • H10D84/903—Masterslice integrated circuits comprising field effect technology
    • H10D84/907—CMOS gate arrays
    • H10D84/909—Microarchitecture
    • H10D84/922—Microarchitecture relative P to N transistor sizes
    • H10D84/925—Microarchitecture relative P to N transistor sizes for delay time adaptation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/10—Integrated device layouts
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • H03K5/134—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices with field-effect transistors

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Geometry (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • General Engineering & Computer Science (AREA)
  • Semiconductor Memories (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Bipolar Integrated Circuits (AREA)
CN201610188337.9A 2015-03-23 2016-03-17 半导体器件 Active CN105990339B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2015-059529 2015-03-23
JP2015059529A JP6396834B2 (ja) 2015-03-23 2015-03-23 半導体装置

Publications (2)

Publication Number Publication Date
CN105990339A CN105990339A (zh) 2016-10-05
CN105990339B true CN105990339B (zh) 2021-08-17

Family

ID=55451086

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201610188337.9A Active CN105990339B (zh) 2015-03-23 2016-03-17 半导体器件
CN201620251282.7U Expired - Fee Related CN205645809U (zh) 2015-03-23 2016-03-17 半导体器件

Family Applications After (1)

Application Number Title Priority Date Filing Date
CN201620251282.7U Expired - Fee Related CN205645809U (zh) 2015-03-23 2016-03-17 半导体器件

Country Status (6)

Country Link
US (5) US9768172B2 (enExample)
EP (1) EP3073528A1 (enExample)
JP (1) JP6396834B2 (enExample)
KR (1) KR20160113989A (enExample)
CN (2) CN105990339B (enExample)
TW (1) TW201705371A (enExample)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6396834B2 (ja) * 2015-03-23 2018-09-26 ルネサスエレクトロニクス株式会社 半導体装置
US10141256B2 (en) * 2016-04-21 2018-11-27 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and layout design thereof
US9972571B1 (en) * 2016-12-15 2018-05-15 Taiwan Semiconductor Manufacturing Co., Ltd. Logic cell structure and method
WO2018150913A1 (ja) * 2017-02-16 2018-08-23 株式会社ソシオネクスト 半導体集積回路装置
US10325845B2 (en) 2017-06-21 2019-06-18 Qualcomm Incorporated Layout technique for middle-end-of-line
CN109509747B (zh) * 2017-09-15 2021-07-06 联华电子股份有限公司 具有标准单元的集成电路
WO2019116883A1 (ja) * 2017-12-12 2019-06-20 株式会社ソシオネクスト 半導体集積回路装置
US10985272B2 (en) * 2018-11-05 2021-04-20 Samsung Electronics Co., Ltd. Integrated circuit devices including vertical field-effect transistors
US11183576B2 (en) * 2019-02-13 2021-11-23 Micron Technology, Inc. Gate electrode layout with expanded portions over active and isolation regions
US11404415B2 (en) 2019-07-05 2022-08-02 Globalfoundries U.S. Inc. Stacked-gate transistors
CN113517274B (zh) * 2020-07-24 2025-03-25 台湾积体电路制造股份有限公司 半导体器件及其形成方法
US12354952B2 (en) * 2022-04-14 2025-07-08 Qualcomm Incorporated Integrated circuits (ICs) employing multi-pattern metallization to optimize metal interconnect spacing for improved performance and related fabrication methods

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5229667A (en) * 1990-08-11 1993-07-20 Nec Corporation Delay unit implemented by inverting circuits associated with capacitive load for increasing delay
CN1710711A (zh) * 2004-06-16 2005-12-21 松下电器产业株式会社 标准单元、标准单元库和半导体集成电路
CN101273357A (zh) * 2005-09-22 2008-09-24 富士通株式会社 信号传输电路、包括该信号传输电路的半导体器件、该半导体电路器件的设计方法及实现该设计方法的cad装置
CN103151346A (zh) * 2011-12-07 2013-06-12 阿尔特拉公司 静电放电保护电路
CN205645809U (zh) * 2015-03-23 2016-10-12 瑞萨电子株式会社 半导体器件

Family Cites Families (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4565700B2 (ja) * 1999-05-12 2010-10-20 ルネサスエレクトロニクス株式会社 半導体装置
JP2001007293A (ja) * 1999-06-25 2001-01-12 Mitsubishi Electric Corp 半導体集積回路装置
US6426650B1 (en) * 1999-12-28 2002-07-30 Koninklijke Philips Electronics, N.V. Integrated circuit with metal programmable logic having enhanced reliability
US7053424B2 (en) * 2002-10-31 2006-05-30 Yamaha Corporation Semiconductor integrated circuit device and its manufacture using automatic layout
US7338817B2 (en) * 2005-03-31 2008-03-04 Intel Corporation Body bias compensation for aged transistors
WO2006132172A1 (ja) 2005-06-07 2006-12-14 Nec Corporation フィン型電界効果型トランジスタ、半導体装置及びその製造方法
US9563733B2 (en) * 2009-05-06 2017-02-07 Tela Innovations, Inc. Cell circuit and layout with linear finfet structures
US7812373B2 (en) * 2007-02-12 2010-10-12 Infineon Technologies Ag MuGFET array layout
JP5236300B2 (ja) * 2008-02-06 2013-07-17 ルネサスエレクトロニクス株式会社 半導体集積回路装置
JP5292005B2 (ja) * 2008-07-14 2013-09-18 ルネサスエレクトロニクス株式会社 半導体集積回路
JP2011029249A (ja) 2009-07-22 2011-02-10 Renesas Electronics Corp 半導体装置
JP4892044B2 (ja) * 2009-08-06 2012-03-07 株式会社東芝 半導体装置
US8723268B2 (en) * 2012-06-13 2014-05-13 Synopsys, Inc. N-channel and P-channel end-to-end finFET cell architecture with relaxed gate pitch
JP2014075507A (ja) * 2012-10-05 2014-04-24 Renesas Electronics Corp 半導体装置
US9123565B2 (en) * 2012-12-31 2015-09-01 Taiwan Semiconductor Manufacturing Company, Ltd. Masks formed based on integrated circuit layout design having standard cell that includes extended active region
CN105493264B (zh) * 2013-08-23 2018-06-01 株式会社索思未来 半导体集成电路装置
WO2015029280A1 (ja) * 2013-08-28 2015-03-05 パナソニック株式会社 半導体集積回路装置
CN108922887B (zh) * 2013-09-04 2022-12-09 株式会社索思未来 半导体装置
US9397101B2 (en) * 2014-03-06 2016-07-19 Qualcomm Incorporated Stacked common gate finFET devices for area optimization
US9412742B2 (en) * 2014-06-10 2016-08-09 Taiwan Semiconductor Manufacturing Company, Ltd. Layout design for manufacturing a memory cell
US9418728B2 (en) * 2014-07-24 2016-08-16 Taiwan Semiconductor Manufacturing Company, Ltd. Dual-port static random-access memory cell
JP6449082B2 (ja) * 2014-08-18 2019-01-09 ルネサスエレクトロニクス株式会社 半導体装置
JP6495145B2 (ja) * 2015-09-11 2019-04-03 ルネサスエレクトロニクス株式会社 半導体装置
JP2017063096A (ja) * 2015-09-24 2017-03-30 ルネサスエレクトロニクス株式会社 半導体装置および認証システム
US9620509B1 (en) * 2015-10-30 2017-04-11 Taiwan Semiconductor Manufacturing Co., Ltd. Static random access memory device with vertical FET devices
TWI726869B (zh) * 2016-02-24 2021-05-11 聯華電子股份有限公司 靜態隨機存取記憶體的佈局結構及其製作方法
KR102434991B1 (ko) * 2016-04-26 2022-08-22 삼성전자주식회사 집적 회로 및 집적 회로의 설계 방법
TWI681542B (zh) * 2016-05-04 2020-01-01 聯華電子股份有限公司 靜態隨機存取記憶體的佈局圖案
TWI675454B (zh) * 2016-07-04 2019-10-21 聯華電子股份有限公司 靜態隨機存取記憶體的佈局圖案
JP2018164055A (ja) * 2017-03-27 2018-10-18 ルネサスエレクトロニクス株式会社 半導体装置
US10733352B2 (en) * 2017-11-21 2020-08-04 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated circuit and layout method for standard cell structures

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5229667A (en) * 1990-08-11 1993-07-20 Nec Corporation Delay unit implemented by inverting circuits associated with capacitive load for increasing delay
CN1710711A (zh) * 2004-06-16 2005-12-21 松下电器产业株式会社 标准单元、标准单元库和半导体集成电路
CN101273357A (zh) * 2005-09-22 2008-09-24 富士通株式会社 信号传输电路、包括该信号传输电路的半导体器件、该半导体电路器件的设计方法及实现该设计方法的cad装置
CN103151346A (zh) * 2011-12-07 2013-06-12 阿尔特拉公司 静电放电保护电路
CN205645809U (zh) * 2015-03-23 2016-10-12 瑞萨电子株式会社 半导体器件

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
A Performance-Power Evaluation of FinFET Flip-Flops under Process Variations;Philip M. Munson等;《2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS)》;20110807;全文 *
Mutual Exploration of FinFET Technology and Circuit Design Options for Implementing Compact Brute-Force Latches;Sherif A. Tawfik等;《2009 1st Asia Symposium on Quality Electronic Design》;20090716;第4-6页, 图8-11 *
Sherif A. Tawfik等.Mutual Exploration of FinFET Technology and Circuit Design Options for Implementing Compact Brute-Force Latches.《2009 1st Asia Symposium on Quality Electronic Design》.2009,第4-6页，图8-11. *

Also Published As

Publication number Publication date
CN105990339A (zh) 2016-10-05
US20190139958A1 (en) 2019-05-09
US20180254276A1 (en) 2018-09-06
US10903214B2 (en) 2021-01-26
CN205645809U (zh) 2016-10-12
US9991263B2 (en) 2018-06-05
US10541240B2 (en) 2020-01-21
US20170373065A1 (en) 2017-12-28
US20160284707A1 (en) 2016-09-29
JP6396834B2 (ja) 2018-09-26
JP2016181537A (ja) 2016-10-13
US20200119017A1 (en) 2020-04-16
US9768172B2 (en) 2017-09-19
EP3073528A1 (en) 2016-09-28
TW201705371A (zh) 2017-02-01
KR20160113989A (ko) 2016-10-04

Similar Documents

Publication Publication Date Title
CN105990339B (zh) 半导体器件
TWI813762B (zh) 用於三維邏輯及記憶體的配電網
KR102704554B1 (ko) 모놀리식 집적 3d cmos 로직 및 메모리를 제조하기 위한 아키텍처 설계 및 공정
TWI697123B (zh) 半導體裝置
US7598541B2 (en) Semiconductor device comprising transistor pair isolated by trench isolation
CN104425443B (zh) 使用多层结构制造的半导体逻辑电路
US20200194419A1 (en) Semiconductor device
US10121781B2 (en) 3D IC with serial gate MOS device, and method of making the 3D IC
CN103779325B (zh) 用于级联mos晶体管的布局方案
CN101315928B (zh) 具有单元金氧半组件的集成电路的布局方法
JP6598949B2 (ja) 半導体装置
CN110326099A (zh) 半导体集成电路装置
JP6818107B2 (ja) 半導体装置
TWI864518B (zh) 半導體結構
JP6640965B2 (ja) 半導体装置
TWI576986B (zh) 記憶體結構
US20240297091A1 (en) Heat sink for soi
US20050040437A1 (en) Cascaded transistors in one well

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant