CN103745978A - 显示装置、阵列基板及其制造方法 - Google Patents
显示装置、阵列基板及其制造方法 Download PDFInfo
- Publication number
- CN103745978A CN103745978A CN201410003674.7A CN201410003674A CN103745978A CN 103745978 A CN103745978 A CN 103745978A CN 201410003674 A CN201410003674 A CN 201410003674A CN 103745978 A CN103745978 A CN 103745978A
- Authority
- CN
- China
- Prior art keywords
- film
- gate insulation
- layer
- insulation layer
- grid
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 39
- 239000000758 substrate Substances 0.000 title claims abstract description 38
- 239000010409 thin film Substances 0.000 claims abstract description 81
- 238000000034 method Methods 0.000 claims abstract description 72
- 239000004065 semiconductor Substances 0.000 claims abstract description 54
- 239000000203 mixture Substances 0.000 claims abstract description 26
- 230000008569 process Effects 0.000 claims abstract description 19
- 239000000463 material Substances 0.000 claims abstract description 18
- 239000007769 metal material Substances 0.000 claims abstract description 9
- 239000010408 film Substances 0.000 claims description 336
- 239000010410 layer Substances 0.000 claims description 247
- 238000009413 insulation Methods 0.000 claims description 104
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 86
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 claims description 72
- 230000004888 barrier function Effects 0.000 claims description 44
- 229910052757 nitrogen Inorganic materials 0.000 claims description 43
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 38
- 229910052710 silicon Inorganic materials 0.000 claims description 38
- 239000010703 silicon Substances 0.000 claims description 38
- PLDDOISOJJCEMH-UHFFFAOYSA-N neodymium(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[Nd+3].[Nd+3] PLDDOISOJJCEMH-UHFFFAOYSA-N 0.000 claims description 36
- 229920002120 photoresistant polymer Polymers 0.000 claims description 28
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 19
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 19
- 229910017083 AlN Inorganic materials 0.000 claims description 18
- PIGFYZPCRLYGLF-UHFFFAOYSA-N Aluminum nitride Chemical compound [Al]#N PIGFYZPCRLYGLF-UHFFFAOYSA-N 0.000 claims description 18
- JXXICDWXXTZTHN-UHFFFAOYSA-M N.[O-2].[O-2].[OH-].O.[Ta+5] Chemical compound N.[O-2].[O-2].[OH-].O.[Ta+5] JXXICDWXXTZTHN-UHFFFAOYSA-M 0.000 claims description 18
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 18
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 claims description 18
- 229910052782 aluminium Inorganic materials 0.000 claims description 18
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 18
- JRPBQTZRNDNNOP-UHFFFAOYSA-N barium titanate Chemical compound [Ba+2].[Ba+2].[O-][Ti]([O-])([O-])[O-] JRPBQTZRNDNNOP-UHFFFAOYSA-N 0.000 claims description 18
- 229910002113 barium titanate Inorganic materials 0.000 claims description 18
- 239000012528 membrane Substances 0.000 claims description 18
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 claims description 18
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 claims description 18
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 18
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 claims description 18
- 229910001936 tantalum oxide Inorganic materials 0.000 claims description 18
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 claims description 18
- 239000011241 protective layer Substances 0.000 claims description 14
- 239000011248 coating agent Substances 0.000 claims description 12
- 238000000576 coating method Methods 0.000 claims description 12
- 229910052751 metal Inorganic materials 0.000 claims description 12
- 239000002184 metal Substances 0.000 claims description 12
- 238000000137 annealing Methods 0.000 claims description 11
- 238000005530 etching Methods 0.000 claims description 10
- 239000003570 air Substances 0.000 claims description 9
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 8
- 239000012212 insulator Substances 0.000 claims description 8
- 239000001301 oxygen Substances 0.000 claims description 8
- 229910052760 oxygen Inorganic materials 0.000 claims description 8
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 7
- 239000010949 copper Substances 0.000 claims description 7
- 239000013078 crystal Substances 0.000 claims description 7
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 6
- 239000013081 microcrystal Substances 0.000 claims description 5
- 229920005591 polysilicon Polymers 0.000 claims description 5
- 239000002210 silicon-based material Substances 0.000 claims description 5
- 239000007772 electrode material Substances 0.000 claims description 3
- 238000003384 imaging method Methods 0.000 claims description 3
- 230000000873 masking effect Effects 0.000 claims description 3
- 238000009832 plasma treatment Methods 0.000 claims description 3
- 230000015572 biosynthetic process Effects 0.000 claims description 2
- BERDEBHAJNAUOM-UHFFFAOYSA-N copper(I) oxide Inorganic materials [Cu]O[Cu] BERDEBHAJNAUOM-UHFFFAOYSA-N 0.000 claims description 2
- KRFJLUBVMFXRPN-UHFFFAOYSA-N cuprous oxide Chemical compound [O-2].[Cu+].[Cu+] KRFJLUBVMFXRPN-UHFFFAOYSA-N 0.000 claims description 2
- 238000000151 deposition Methods 0.000 abstract description 2
- 230000007774 longterm Effects 0.000 abstract 1
- 238000005516 engineering process Methods 0.000 description 6
- 230000000694 effects Effects 0.000 description 5
- 239000004973 liquid crystal related substance Substances 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- 229910000881 Cu alloy Inorganic materials 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 239000001257 hydrogen Substances 0.000 description 3
- 229910052739 hydrogen Inorganic materials 0.000 description 3
- 238000002360 preparation method Methods 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 2
- MWUXSHHQAYIFBG-UHFFFAOYSA-N Nitric oxide Chemical compound O=[N] MWUXSHHQAYIFBG-UHFFFAOYSA-N 0.000 description 2
- 239000003795 chemical substances by application Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- 230000013011 mating Effects 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 229920001621 AMOLED Polymers 0.000 description 1
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- 229910001182 Mo alloy Inorganic materials 0.000 description 1
- YZCKVEUIGOORGS-IGMARMGPSA-N Protium Chemical compound [1H] YZCKVEUIGOORGS-IGMARMGPSA-N 0.000 description 1
- 241000720974 Protium Species 0.000 description 1
- 229910001069 Ti alloy Inorganic materials 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 238000002425 crystallisation Methods 0.000 description 1
- 230000008025 crystallization Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 150000002431 hydrogen Chemical class 0.000 description 1
- 238000004020 luminiscence type Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 230000035755 proliferation Effects 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
- 239000011800 void material Substances 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1288—Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
- H01L27/1225—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1255—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs integrated with passive devices, e.g. auxiliary capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
- H01L27/1274—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor
- H01L27/1285—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor using control of the annealing or irradiation parameters, e.g. using different scanning direction or intensity for different transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/24—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only semiconductor materials not provided for in groups H01L29/16, H01L29/18, H01L29/20, H01L29/22
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
- H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
- H01L2029/42388—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor characterised by the shape of the insulating material
Abstract
本发明涉及显示技术领域,尤其涉及一种显示装置、阵列基板及其制作方法。该阵列基板的制作方法,所述阵列基板包括第一薄膜晶体管和像素电极,具体包括如下步骤:在基板上形成缓冲层的步骤在完成上述步骤的基板上,沉积半导体材料和源漏金属材料,通过一次构图工艺形成所述第一薄膜晶体管中有源层和源漏电极的图形。本发明提供一种显示装置、阵列基板及其制作方法,通过对阵列基板制作工艺流程的调整,可大大缩短薄膜晶体管的制作周期,同时由于经历比较少的工艺步骤,可以很好的提高薄膜晶体管的特性,使得薄膜晶体管的阈值电压不会发生较大的漂移,同时可提高产品的良率,而且使器件的稳定和可靠性更加适合于长时间的使用。
Description
技术领域
本发明涉及显示技术领域,尤其涉及一种显示装置、阵列基板及其制作方法。
背景技术
近年来,显示技术得到快速的发展,如薄膜晶体管技术由原来的a-Si(非晶硅)薄膜晶体管发展到现在的LTPS(低温多晶硅)薄膜晶体管、MILC(金属诱导横向晶化)薄膜晶体管、Oxide(氧化物)薄膜晶体管等。而发光技术也由原来的LCD(液晶显示器)、PDP(等离子显示屏)发展为现在的OLED(有机发光二极管)、AMOLED(主动式矩阵有机发光二极管)等。有机发光显示器是新一代的显示器件,与液晶显示器相比,具有很多优点,如:自发光,响应速度快,宽视角等等,可以用于柔性显示,透明显示,3D(三维立体)显示等。但无论液晶显示还是有机发光显示,都需要为每一个像素配备用于控制该像素的开关—薄膜晶体管,通过驱动电路,可以独立控制每一个像素,而不会对其他像素造成串扰等影响。
目前广泛应用的Oxide薄膜晶体管采用氧化物半导体作为有源层,具有迁移率大、开态电流高、开关特性更优、均匀性更好的特点,可以适用于需要快速响应和较大电流的应用,如高频、高分辨率、大尺寸的显示器以及有机发光显示器等。
现有技术中Oxide薄膜晶体管制作过程通常需要6次mask(曝光),分别用于形成栅线及栅极,栅极绝缘层、有源层,刻蚀阻挡层,源漏极,钝化层及过孔。研究表明,通过六次mask曝光工艺导致器件性能不稳定、制作周期较长,并且导致制作成本相应增加。
发明内容
(一)要解决的技术问题
本发明要解决的技术问题是:提供一种能够有效降低成本、简化工艺、提高薄膜晶体管的稳定性显示装置、阵列基板及其制作方法。
(二)技术方案
为解决上述问题,本发明公开了如下的技术方案:
本发明一方面提供阵列基板的制作方法,所述阵列基板包括第一薄膜晶体管和像素电极,其特征在于,包括如下步骤:
在基板上形成缓冲层的步骤;在完成上述步骤的基板上,沉积半导体材料和源漏金属材料,通过一次构图工艺形成所述第一薄膜晶体管中有源层和源漏电极的图形。
优选地,所述阵列基板还包括第二薄膜晶体管,在所述缓冲层上所述第一薄膜晶体管和第二薄膜晶体管中的有源层和源漏电极层通过一次构图工艺形成。
优选地,在形成有源层和源漏电极的图形之后还包括:
在基板上形成栅绝缘层的图形,并形成过孔;
通过一次构图工艺形成包括第一薄膜晶体管和第二薄膜晶体管的栅极、栅线以及像素电极的图案。
优选地,所述第一薄膜晶体管和第二薄膜晶体管中的有源层和源漏电极层通过一次构图工艺形成具体包括:
在源漏金属材料上涂覆光刻胶;
采用双色调掩膜工艺进行曝光显影,其中,第一薄膜晶体管漏极与第二薄膜晶体管栅极的连接区域、数据线和电源线区域、第一薄膜晶体管和第二薄膜晶体管的源漏电极区域为光刻胶完全保留区域;
第一薄膜晶体管的第一沟道区域和第二薄膜晶体管的第二沟道区域为光刻胶部分保留区域;
形成上述区域之外区域为光刻胶完全去除区域;
通过第一次刻蚀工艺,去除光刻胶完全去除区域对应的源漏金属层以及有源层薄膜,
通过灰化工艺除去所述部分保留区域对应的光刻胶,形成第一沟道区域和第二沟道区域;
通过第二次刻蚀工艺,去除光刻胶部分保留区域对应的源漏金属层;
剥离剩余光刻胶层,形成第一薄膜晶体管漏极与第二薄膜晶体管栅极的连接区域的图案、数据线和电源线区域的图案、第一薄膜晶体管和第二薄膜晶体管的源漏电极区域的图案。
优选地,所述栅绝缘层经过退火工艺处理。
优选地,所述栅绝缘层为一层,所述栅绝缘层采用氧化硅薄膜、氧化铝薄膜,氧化钛薄膜、氮氧化硅薄膜、氧化锆薄膜、氧化钽薄膜、钛酸钡薄膜或氧化钕薄膜、氮氧化硅薄膜、氮氧化铝薄膜、氮氧化锆薄膜、氮氧化钽薄膜、氮氧化钕薄膜、氮化硅薄膜、氮化铝薄膜、氮化锆薄膜和氮化钽薄膜中的一种;或者
所述栅绝缘层为两层,即包括第一栅绝缘层和第二栅绝缘层,所述第一栅绝缘层贴近栅极层,所述第二栅绝缘层贴近有源层,所述第一栅绝缘层图案采用氮氧化硅薄膜、氮氧化铝薄膜、氮氧化锆薄膜、氮氧化钽薄膜、氮氧化钕薄膜、氮化硅薄膜、氮化铝薄膜、氮化锆薄膜和氮化钽薄膜中的一种;所述第二栅绝缘层采用氧化硅薄膜,氧化铝薄膜,氧化钛薄膜、氮氧化硅薄膜、氧化锆薄膜、氧化钽薄膜、钛酸钡薄膜和氧化钕薄膜中的一种;或者
所述栅绝缘层为三层,包括第三栅绝缘层、第四栅绝缘层和第五栅绝缘层,所述第三栅绝缘层贴近栅极层,所述第五栅绝缘层贴近有源层,所述第四栅绝缘层位于第三栅绝缘层和第五栅绝缘层之间,所述第三栅绝缘层采用氮化硅薄膜、氮化铝薄膜、氮化锆薄膜和氮化钽薄膜中的一种;所述第四栅绝缘层采用氮氧化硅薄膜、氮氧化铝薄膜、氮氧化锆薄膜、氮氧化钽薄膜和氮氧化钕薄膜中的一种;所述第五栅绝缘层图案采用氧化硅薄膜,氧化铝薄膜,氧化钛薄膜、氮氧化硅薄膜、氧化锆薄膜、氧化钽薄膜、钛酸钡薄膜和氧化钕薄膜薄膜中的一种。
优选地,所述有源层包括本征半导体层和/或掺杂半导体层,其中,本征半导体层采用IGZO、ITZO、IZO、Cu2O、GZO、AZO、HfIZO、ZnoN材料中的一种或多种,掺杂半导体层采用非晶硅、多晶硅、微晶硅材料中的一种或多种。
优选地,有源层采用氧化物半导体材料时,对氧化物半导体进行不同气氛的等离子体处理。
优选地,有源层采用氧化物半导体材料时,在氮气、氧气或空气条件下,对氧化物半导体层进行退火处理,所述退火温度为200~500℃,退火环境为空气,氧气或氮气。
优选地,所述源漏电极的图形上还设有源漏电极保护层的图形,所述源漏电极保护层的图形与源漏电极的图形、有源层的图形一起采用一次构图工艺形成。
优选地,所述栅电极和像素电极通过同一次构图工艺完成具体包括:在具有栅极绝缘层的基板上分别沉积金属材料和透明电极材料,通过构图工艺形成第一薄膜晶体管和第二薄膜晶体管的栅极、栅线以及像素电极的图案。
另一方面,本发明还提供一种所述的制造方法制备的阵列基板,包括基板,所述基板上设有缓冲层、有源层、源漏电极、栅绝缘层、像素电极和栅极;所述有源层和源漏电极通过一次构图工艺形成。
优选地,所述栅极层包括第一薄膜晶体管的第一栅极和第二薄膜晶体管的第二栅极;
所述有源层包括第一薄膜晶体管的第一有源层和第二薄膜晶体管的第二有源层;
所述源漏电极层包括第一薄膜晶体管的第一源极、第一漏极以及第二薄膜晶体管的第二源极、第二漏极。
优选地,所述栅绝缘层经过退火工艺处理。
优选地,所述栅绝缘层为一层,所述栅绝缘层采用氧化硅薄膜、氧化铝薄膜,氧化钛薄膜、氮氧化硅薄膜、氧化锆薄膜、氧化钽薄膜、钛酸钡薄膜或氧化钕薄膜、氮氧化硅薄膜、氮氧化铝薄膜、氮氧化锆薄膜、氮氧化钽薄膜、氮氧化钕薄膜、氮化硅薄膜、氮化铝薄膜、氮化锆薄膜和氮化钽薄膜中的一种;或者,
所述栅绝缘层为两层,即包括第一栅绝缘层和第二栅绝缘层,所述第一栅绝缘层贴近栅极层,所述第二栅绝缘层贴近有源层,所述第一栅绝缘层图案采用氮氧化硅薄膜、氮氧化铝薄膜、氮氧化锆薄膜、氮氧化钽薄膜、氮氧化钕薄膜、氮化硅薄膜、氮化铝薄膜、氮化锆薄膜和氮化钽薄膜中的一种;所述第二栅绝缘层采用氧化硅薄膜,氧化铝薄膜,氧化钛薄膜、氮氧化硅薄膜、氧化锆薄膜、氧化钽薄膜、钛酸钡薄膜和氧化钕薄膜中的一种;或者,
所述栅绝缘层为三层,包括第三栅绝缘层、第四栅绝缘层和第五栅绝缘层,所述第三栅绝缘层贴近栅极层,所述第五栅绝缘层贴近有源层,所述第四栅绝缘层位于第三栅绝缘层和第五栅绝缘层之间,所述第三栅绝缘层采用氮化硅薄膜、氮化铝薄膜、氮化锆薄膜和氮化钽薄膜中的一种;所述第四栅绝缘层采用氮氧化硅薄膜、氮氧化铝薄膜、氮氧化锆薄膜、氮氧化钽薄膜和氮氧化钕薄膜中的一种;所述第五栅绝缘层图案采用氧化硅薄膜,氧化铝薄膜,氧化钛薄膜、氮氧化硅薄膜、氧化锆薄膜、氧化钽薄膜、钛酸钡薄膜和氧化钕薄膜薄膜中的一种。
优选地,所述有源层包括本征半导体层和/或掺杂半导体层,其中,本征半导体层采用IGZO、ITZO、IZO、Cu2O、GZO、AZO、HfIZO、ZnoN材料中的一种或多种,掺杂半导体层采用非晶硅、多晶硅、微晶硅材料中的一种或多种。
优选地,所述源漏电极上还设有源漏电极保护层。
再一方面,本发明还提供一种显示装置,包括上述的阵列基板。
(三)有益效果
本发明提供一种显示装置、阵列基板及其制作方法,通过对阵列基板制作工艺流程的调整,可大大缩短薄膜晶体管的制作周期,同时由于经历比较少的工艺步骤,可以很好的提高薄膜晶体管的特性,使得薄膜晶体管的阈值电压不会发生较大的漂移,同时可提高产品的良率,而且使器件的稳定和可靠性更加适合于长时间的使用。
附图说明
图1本发明实施例阵列基板制作方法流程图;
图2~10为本发明实施例沿图11中B-B和A-A剖视的阵列基板制作方法分解图;
图11为本发明实施例阵列基板结构平面示意图;
图12为图11阵列基板的等效电路图。
具体实施方式
下面结合附图及实施例对本发明进行详细说明如下。
本发明实施例提供一种阵列基板的制作方法,该阵列基板包括第一薄膜晶体管和像素电极,包括如下步骤:
在基板上形成缓冲层的步骤;在完成上述步骤的基板上,所述第一薄膜晶体管中有源层和源漏电极通过一次构图工艺形成。
将有源层和源漏电极采用一次构图工艺完成,可大大缩短薄膜晶体管的制作周期,同时由于经历比较少的工艺步骤,可以很好的提高薄膜晶体管的特性,使得薄膜晶体管的阈值电压不会发生较大的漂移,同时可提高产品的良率,而且使器件的稳定和可靠性更加适合于长时间的使用。
通过该制作方法制作出的阵列基板适用于顶栅型的LCD显示器件。
另外,本发明还提供一种适用于顶栅型顶发射的OLED结构的阵列基板的制作方法。
实施例一
本实施例以OLED(Organic Light Emitting Diode,有机发光二极管)阵列基板包括两个薄膜晶体管举例说明该阵列基板的制作方法,其中,该阵列基板包括第一薄膜晶体管、第二薄膜晶体管以及像素电极,其中,第一薄膜晶体管和第二薄膜晶体管中的有源层和源漏电极通过一次构图工艺形成。
具体的,本发明实施例提供一种顶栅极的阵列基板制作方法,本发明所称的构图工艺包括光刻胶涂覆、掩模、曝光、刻蚀和光刻胶剥离等工艺,光刻胶以正性光刻胶为例。
如图1所述,该步骤具体包括:
步骤1、在基板321上形成缓冲层322,该缓冲层322可较好的防止玻璃基板与半导体层直接接触而造成的不良。
步骤2、在完成步骤1的基板上,通过一次构图工艺形成第一薄膜晶体管和第二薄膜晶体管中的有源层的图形和源漏电极的图形。
其中,该有源层的图形包括本征半导体层的图形和/或掺杂半导体层的图形,本步骤中的附图中以有源层包括本征半导体层的图形和掺杂半导体层的图形为例说明。另外,该源漏电极的图形在还设有一层源漏电极保护层的图形,该源漏电极保护层在该步骤中一并形成。
具体步骤为:
步骤201、在完成步骤1的基板上沉积本征半导体材料层323、掺杂半导体材料层324(本征半导体层323、掺杂半导体层324合为有源层薄膜)、源漏金属层325和源漏电极保护层326,参考图2。
步骤202,在源漏电极保护层326上涂覆涂覆光刻胶327;
步骤203、采用双色调掩膜工艺进行曝光显影,其中,第一薄膜晶体管漏极与第二薄膜晶体管栅极的连接区域(见图10中的A区域)、数据线和电源线区域(图中未示出)、第一薄膜晶体管和第二薄膜晶体管的源漏电极(参见图10中的B区域)以及源漏保护层区域为光刻胶完全保留区域;第一薄膜晶体管的第一沟道区域和第二薄膜晶体管的第二沟道区域(参见图10中的C区域)为光刻胶部分保留区域;形成上述区域之外区域为光刻胶完全去除区域;参考图3和图4。步骤204、通过第一次刻蚀工艺,去除光刻胶完全去除区域对应的源漏金属层、源漏金属保护层以及有源层薄膜,即刻蚀至缓冲层322。参考图5。
步骤205、通过灰化工艺除去所述部分保留区域对应的光刻胶,形成第一沟道区域和第二沟道区域;参考图6。
步骤206、通过第二次刻蚀工艺,去除光刻胶部分保留区域对应的掺杂半导体层324、源漏金属层325以及源漏保护层326。
需要说明的是,若在实际生产中没有设置掺杂半导体层324,则只需要去除源漏金属层325以及源漏保护层326即可,即刻蚀至有源层即可,该有源层仅指本征半导体层。参考图7。
步骤207、剥离剩余光刻胶层,形成第一薄膜晶体管漏极与第二薄膜晶体管栅极的连接区域的图案、数据线和电源线区域的图案、第一薄膜晶体管和第二薄膜晶体管的源漏电极以及源漏电极保护层区域的图形。继续参考图7。
其中,本征半导体层采用IGZO、ITZO、IZO、Cu2O、GZO、AZO、HfIZO、ZnoN材料中的一种或多种,掺杂半导体层采用非晶硅、多晶硅、微晶硅材料中的一种或多种。
其中,当有源层的图形采用氧化物半导体材料制作时,对氧化物半导体进行不同气氛的等离子体处理,该气氛例如可以为氧气、氩气、一氧化氮、氢气、或可以对氧化物半导体进行表面改性的气体。具体的,例如采用氢等离子体在空气中对半导体材料进行腐蚀处理。
或者,在氮气、氧气或空气条件下,对氧化物半导体层进行退火处理,所述退火温度为200~500℃,退火环境为空气,氧气,氮气、可选地为含有1-10%水汽的空气或含有1-10%水汽的氧气。
步骤3、在完成步骤2的基板上形成栅绝缘层328,通过构图工艺形成过孔。参考图8。
其中,该栅绝缘层例如可以为一层,所述栅绝缘层采用氧化硅薄膜、氧化铝薄膜,氧化钛薄膜、氮氧化硅薄膜、氧化锆薄膜、氧化钽薄膜、钛酸钡薄膜或氧化钕薄膜、氮氧化硅薄膜、氮氧化铝薄膜、氮氧化锆薄膜、氮氧化钽薄膜、氮氧化钕薄膜、氮化硅薄膜、氮化铝薄膜、氮化锆薄膜和氮化钽薄膜中的一种;或者
所述栅绝缘层为两层,即包括第一栅绝缘层和第二栅绝缘层,所述第一栅绝缘层贴近栅极层,所述第二栅绝缘层贴近有源层,所述第一栅绝缘层图案采用氮氧化硅薄膜、氮氧化铝薄膜、氮氧化锆薄膜、氮氧化钽薄膜、氮氧化钕薄膜、氮化硅薄膜、氮化铝薄膜、氮化锆薄膜和氮化钽薄膜中的一种;所述第二栅绝缘层采用氧化硅薄膜,氧化铝薄膜,氧化钛薄膜、氮氧化硅薄膜、氧化锆薄膜、氧化钽薄膜、钛酸钡薄膜和氧化钕薄膜中的一种;或者
所述栅绝缘层为三层,包括第三栅绝缘层、第四栅绝缘层和第五栅绝缘层,所述第三栅绝缘层贴近栅极层,所述第五栅绝缘层贴近有源层,所述第四栅绝缘层位于第三栅绝缘层和第五栅绝缘层之间,所述第三栅绝缘层采用氮化硅薄膜、氮化铝薄膜、氮化锆薄膜和氮化钽薄膜中的一种;所述第四栅绝缘层采用氮氧化硅薄膜、氮氧化铝薄膜、氮氧化锆薄膜、氮氧化钽薄膜和氮氧化钕薄膜中的一种;所述第五栅绝缘层图案采用氧化硅薄膜,氧化铝薄膜,氧化钛薄膜、氮氧化硅薄膜、氧化锆薄膜、氧化钽薄膜、钛酸钡薄膜和氧化钕薄膜薄膜中的一种。
另外,可对不同层数的栅绝缘层进行退火工艺处理,具体退火工艺方法包括:在PECVD设备中加入氮气或空气的加热腔室,对第一栅极绝缘层进行脱氢工艺;其中,退火腔室温度为200℃~350℃,退火时间为15min~90min。
步骤4、通过一次构图工艺形成包括第一薄膜晶体管和第二薄膜晶体管的栅极、栅线以及像素电极的图形。
参考图9,在完成步骤3的基板上分别沉积金属材料329和透明电极材料330,通过构图工艺形成第一薄膜晶体管和第二薄膜晶体管的栅极、栅线及像素电极的图形,进而完成阵列基板的主体结构,参考图10。
其中,上述步骤中涉及到的刻蚀工艺可以为湿法刻蚀、干法刻蚀或干法湿法结合刻蚀。
实施例二
基于实施例一中所采用的阵列基板制作方法,本发明实施例提供一种顶栅型阵列基板,图11为本发明阵列基板实施例的平面图,所反映的是一个像素单元的结构,图12为图11阵列基板的等效电路图,图10为图11中B-B向的剖面图以及A-A向的剖面图,其中图11中B-B向的剖面图与图10中的A区域对应,图11中A-A向的剖面图与图10中的B、C、D区域对应。本实施例以OLED(Organic LightEmitting Diode,有机发光二极管)阵列基板为例,该阵列基本的主体结构包括有源层、数据线14、电源线12和栅线11,数据线14和电源线12与栅线11垂直,并与二个相邻的栅线一起限定了像素区域,像素区域内分别形成有作为寻址元件的第一薄膜晶体管(也称开关薄膜晶体管)T1,还包括用于控制有机发光二极管的第二薄膜晶体管(也称驱动薄膜晶体管)T2和像素电极。
其中,第一薄膜晶体管位于栅线11与数据线14交叉点的位置,第二薄膜晶体管位于栅线11与电源线12交叉点的位置,其中第一薄膜晶体管的第一漏极151做到第二薄膜晶体管栅极所在位置,直接作为第二栅极162。
该阵列基板具体包括基板,所述基板上设有缓冲层、有源层、源漏电极、栅绝缘层、栅电极、像素电极18的图形。
其中,有源层包括第一薄膜晶体管的第一有源层171和第二薄膜晶体管的第二有源层172;
所述源漏电极层包括第一薄膜晶体管的第一源极152、第一漏极151以及第二薄膜晶体管的第二源极153、第二漏极154。
其中,栅绝缘层上设有过孔。第一薄膜晶体管的第一漏极151通过过孔与第二薄膜晶体管的第二栅极162连接。
在栅绝缘层上设有栅极层,栅极层包括第一薄膜晶体管的第一栅极161和第二薄膜晶体管的第二栅极162;第一栅极161和第二栅极162、栅线11通过一次构图工艺完成。其中第一栅极161与栅线连接,第二栅极162不与栅线11相连,同时第一栅极161与第二栅极162不相连;
在实际生产中,该栅极层与像素电极18通过一次工艺形成。
其中,本实施例中的金属材料层和源漏金属层采用铜、铜合金、MO、MO-Al-MO合金、MO/Al-Nd/Mo叠成结构、AL、AL合金、MO/Nd/Cu/Ti/Cu合金中的一种或多种。
需要说明的是,薄膜晶体管源极和漏极的名称,因电流的流动方向不同而异,在本发明中为了方便描述,称与像素电极相连接的为漏极。所述沟道区域为源电极和漏电极相对应的空隙区域。
其中,栅绝缘层可以为一层,即第一栅绝缘层,所述栅绝缘层采用氧化硅薄膜、氧化铝薄膜,氧化钛薄膜、氮氧化硅薄膜、氧化锆薄膜、氧化钽薄膜、钛酸钡薄膜或氧化钕薄膜、氮氧化硅薄膜、氮氧化铝薄膜、氮氧化锆薄膜、氮氧化钽薄膜、氮氧化钕薄膜、氮化硅薄膜、氮化铝薄膜、氮化锆薄膜和氮化钽薄膜中的一种。为了保证更好的器件特性,在本实施例中,可以对第一栅极绝缘层进行退火工艺(即第一栅极绝缘层为经过退火工艺处理的绝缘层),来降低栅极绝缘层中氢元素及氢的复合物对氧化物半导体特性的影响。
其中,该栅绝缘层可以为两层,即包括第一栅绝缘层和第二栅绝缘层,所述第一栅绝缘层贴近栅极,所述第二栅绝缘层贴近有源层。
其中,第一栅绝缘层采用氮氧化硅薄膜、氮氧化铝薄膜、氮氧化锆薄膜、氮氧化钽薄膜、氮氧化钕薄膜、氮化硅薄膜、氮化铝薄膜、氮化锆薄膜和氮化钽薄膜中的一种;所述第二栅绝缘层图案采用氧化硅薄膜,氧化铝薄膜,氧化钛薄膜、氮氧化硅薄膜、氧化锆薄膜、氧化钽薄膜、钛酸钡薄膜和氧化钕薄膜中的一种。第一栅绝缘层和/或第二栅绝缘层为经过退火工艺处理的绝缘层。第一栅极绝缘的材料可以很好地遏制栅电极(尤其当采用铜或铜合金时)产生的不良。第二栅极绝缘层的作用是可以很好的实现与氧化物半导体的匹配,达到提高器件性能的作用。由于第二栅极绝缘层的材料多为氧化物绝缘层,其对H+,OH-等基团的防扩散的能力比较差,所以在制作完第一栅极绝缘层时,优选地需要对其进行退火工艺处理,其作用是为了降低第一栅极绝缘层中可能发生断裂扩散的H+,OH-等基团,进而达到了提升器件稳定性的作用。
其中,该栅绝缘层为三层,即包括第三栅绝缘层、第四栅绝缘层和第五栅绝缘层,所述第三栅绝缘层贴近栅极,所述第五栅绝缘层贴近有源层,第四栅绝缘层位于第三栅绝缘层和第五栅绝缘层之间。所述第三栅绝缘层图案采用氮化硅薄膜、氮化铝薄膜、氮化锆薄膜和氮化钽薄膜中的一种;第四栅绝缘层图案采用氮氧化硅薄膜、氮氧化铝薄膜、氮氧化锆薄膜、氮氧化钽薄膜和氮氧化钕薄膜中的一种;第五栅绝缘层图案采用氧化硅薄膜,氧化铝薄膜,氧化钛薄膜、氮氧化硅薄膜、氧化锆薄膜、氧化钽薄膜、钛酸钡薄膜和氧化钕薄膜薄膜中的一种。
本实施例中,第三栅极绝缘层采用氮化硅或氮氧化硅薄膜等无机绝缘材料,由于该材料直接与氧化物半导体层接触时会造成氧化物半导体曾的性能下降,但它却可以较好地遏制与栅极金属(尤其是当采用铜及其合金作为栅极时)接触产生不良现象,因此设置该第一栅极绝缘层紧贴栅极,并远离有源层。将第四栅极绝缘层设置在中间层,由于由氮氧化硅薄膜等无机绝缘材料制成的第四栅极绝缘层自身含有的H+,OH-等基团比较少,同时对H+,OH-等基团具有一定的防渗透能力,可以很好的遏制H+,OH-等基团向氧化物半导体层进行扩散,达到了提高器件稳定性的目的。同时,为了最大程度的提高器件的特性,将第五栅极绝缘层与氧化物半导体紧贴,可以较好地实现与氧化物半导体的匹配,达到提高器件稳定性的作用。
需要说明的是,本实施例中采用两个薄膜晶体管的制作方法同样适用于只有一个薄膜晶体管或多个薄膜晶体管阵列基板的制作方法。
本发明实施例还进一步提供一种显示器件,其包括上述阵列基板。所述显示器件可以为:液晶面板、电子纸、OLED面板、手机、平板电脑、电视机、显示器、笔记本电脑、数码相框、导航仪等任何具有显示功能的产品或部件。
以上实施方式仅用于说明本发明,而并非对本发明的限制,有关技术领域的普通技术人员,在不脱离本发明的精神和范围的情况下,还可以做出各种变化和变型,因此所有等同的技术方案也属于本发明的范畴,本发明的专利保护范围应由权利要求限定。
Claims (18)
1.一种阵列基板的制作方法,所述阵列基板包括第一薄膜晶体管和像素电极,其特征在于,包括如下步骤:
在基板上形成缓冲层的步骤;在完成上述步骤的基板上,沉积半导体材料和源漏金属材料,通过一次构图工艺形成所述第一薄膜晶体管中有源层和源漏电极的图形。
2.如权利要求1所述的阵列基板的制作方法,其特征在于,所述阵列基板还包括第二薄膜晶体管,在所述缓冲层上所述第一薄膜晶体管和第二薄膜晶体管中的有源层和源漏电极层通过一次构图工艺形成。
3.如权利要求2所述的阵列基板的制作方法,其特征在于,在形成有源层和源漏电极的图形之后还包括:
在基板上形成栅绝缘层的图形,并形成过孔;
通过一次构图工艺形成包括第一薄膜晶体管和第二薄膜晶体管的栅极、栅线以及像素电极的图案。
4.如权利要求2或3所述的阵列基板的制作方法,其特征在于,所述第一薄膜晶体管和第二薄膜晶体管中的有源层和源漏电极层通过一次构图工艺形成具体包括:
在源漏金属材料上涂覆光刻胶;
采用双色调掩膜工艺进行曝光显影,其中,第一薄膜晶体管漏极与第二薄膜晶体管栅极的连接区域、数据线和电源线区域、第一薄膜晶体管和第二薄膜晶体管的源漏电极区域为光刻胶完全保留区域;
第一薄膜晶体管的第一沟道区域和第二薄膜晶体管的第二沟道区域为光刻胶部分保留区域;
形成上述区域之外区域为光刻胶完全去除区域;
通过第一次刻蚀工艺,去除光刻胶完全去除区域对应的源漏金属层以及有源层薄膜,
通过灰化工艺除去所述部分保留区域对应的光刻胶,形成第一沟道区域和第二沟道区域;
通过第二次刻蚀工艺,去除光刻胶部分保留区域对应的源漏金属层;
剥离剩余光刻胶层,形成第一薄膜晶体管漏极与第二薄膜晶体管栅极的连接区域的图案、数据线和电源线区域的图案、第一薄膜晶体管和第二薄膜晶体管的源漏电极区域的图案。
5.如权利要求3所述的阵列基板的制作方法,其特征在于,所述栅绝缘层经过退火工艺处理。
6.如权利要求5所述的阵列基板的制作方法,其特征在于,所述栅绝缘层为一层,所述栅绝缘层采用氧化硅薄膜、氧化铝薄膜,氧化钛薄膜、氮氧化硅薄膜、氧化锆薄膜、氧化钽薄膜、钛酸钡薄膜或氧化钕薄膜、氮氧化硅薄膜、氮氧化铝薄膜、氮氧化锆薄膜、氮氧化钽薄膜、氮氧化钕薄膜、氮化硅薄膜、氮化铝薄膜、氮化锆薄膜和氮化钽薄膜中的一种;或者
所述栅绝缘层为两层,即包括第一栅绝缘层和第二栅绝缘层,所述第一栅绝缘层贴近栅极层,所述第二栅绝缘层贴近有源层,所述第一栅绝缘层图案采用氮氧化硅薄膜、氮氧化铝薄膜、氮氧化锆薄膜、氮氧化钽薄膜、氮氧化钕薄膜、氮化硅薄膜、氮化铝薄膜、氮化锆薄膜和氮化钽薄膜中的一种;所述第二栅绝缘层采用氧化硅薄膜,氧化铝薄膜,氧化钛薄膜、氮氧化硅薄膜、氧化锆薄膜、氧化钽薄膜、钛酸钡薄膜和氧化钕薄膜中的一种;或者
所述栅绝缘层为三层,包括第三栅绝缘层、第四栅绝缘层和第五栅绝缘层,所述第三栅绝缘层贴近栅极层,所述第五栅绝缘层贴近有源层,所述第四栅绝缘层位于第三栅绝缘层和第五栅绝缘层之间,所述第三栅绝缘层采用氮化硅薄膜、氮化铝薄膜、氮化锆薄膜和氮化钽薄膜中的一种;所述第四栅绝缘层采用氮氧化硅薄膜、氮氧化铝薄膜、氮氧化锆薄膜、氮氧化钽薄膜和氮氧化钕薄膜中的一种;所述第五栅绝缘层图案采用氧化硅薄膜,氧化铝薄膜,氧化钛薄膜、氮氧化硅薄膜、氧化锆薄膜、氧化钽薄膜、钛酸钡薄膜和氧化钕薄膜薄膜中的一种。
7.如权利要求1所述的阵列基板的制造方法,其特征在于,所述有源层包括本征半导体层和/或掺杂半导体层,其中,本征半导体层采用IGZO、ITZO、IZO、Cu2O、GZO、AZO、HfIZO、ZnoN材料中的一种或多种,掺杂半导体层采用非晶硅、多晶硅、微晶硅材料中的一种或多种。
8.如权利要求7所述的阵列基板的制造方法,其特征在于,有源层采用氧化物半导体材料时,对氧化物半导体进行不同气氛的等离子体处理。
9.如权利要求7所述的阵列基板的制造方法,其特征在于,有源层采用氧化物半导体材料时,在氮气、氧气或空气条件下,对氧化物半导体层进行退火处理,所述退火温度为200~500℃,退火环境为空气,氧气或氮气。
10.如权利要求1所述的阵列基板的制造方法,其特征在于,所述源漏电极的图形上还设有源漏电极保护层的图形,所述源漏电极保护层的图形与源漏电极的图形、有源层的图形一起采用一次构图工艺形成。
11.如权利要求1所述的阵列基板的制造方法,其特征在于,所述栅电极和像素电极通过同一次构图工艺完成具体包括:在具有栅极绝缘层的基板上分别沉积金属材料和透明电极材料,通过构图工艺形成第一薄膜晶体管和第二薄膜晶体管的栅极、栅线以及像素电极的图案。
12.一种利用权利要求1-11任一项所述的制造方法制备的阵列基板,其特征在于,包括基板,所述基板上设有缓冲层、有源层、源漏电极、栅绝缘层、像素电极和栅极;所述有源层和源漏电极通过一次构图工艺形成。
13.如权利要求12所述的阵列基板,其特征在于,
所述栅极层包括第一薄膜晶体管的第一栅极和第二薄膜晶体管的第二栅极;
所述有源层包括第一薄膜晶体管的第一有源层和第二薄膜晶体管的第二有源层;
所述源漏电极层包括第一薄膜晶体管的第一源极、第一漏极以及第二薄膜晶体管的第二源极、第二漏极。
14.如权利要求12所述的阵列基板,其特征在于,
所述栅绝缘层经过退火工艺处理。
15.如权利要求14所述的阵列基板,其特征在于,所述栅绝缘层为一层,所述栅绝缘层采用氧化硅薄膜、氧化铝薄膜,氧化钛薄膜、氮氧化硅薄膜、氧化锆薄膜、氧化钽薄膜、钛酸钡薄膜或氧化钕薄膜、氮氧化硅薄膜、氮氧化铝薄膜、氮氧化锆薄膜、氮氧化钽薄膜、氮氧化钕薄膜、氮化硅薄膜、氮化铝薄膜、氮化锆薄膜和氮化钽薄膜中的一种;或者,
所述栅绝缘层为两层,即包括第一栅绝缘层和第二栅绝缘层,所述第一栅绝缘层贴近栅极层,所述第二栅绝缘层贴近有源层,所述第一栅绝缘层图案采用氮氧化硅薄膜、氮氧化铝薄膜、氮氧化锆薄膜、氮氧化钽薄膜、氮氧化钕薄膜、氮化硅薄膜、氮化铝薄膜、氮化锆薄膜和氮化钽薄膜中的一种;所述第二栅绝缘层采用氧化硅薄膜,氧化铝薄膜,氧化钛薄膜、氮氧化硅薄膜、氧化锆薄膜、氧化钽薄膜、钛酸钡薄膜和氧化钕薄膜中的一种;或者,
所述栅绝缘层为三层,包括第三栅绝缘层、第四栅绝缘层和第五栅绝缘层,所述第三栅绝缘层贴近栅极层,所述第五栅绝缘层贴近有源层,所述第四栅绝缘层位于第三栅绝缘层和第五栅绝缘层之间,所述第三栅绝缘层采用氮化硅薄膜、氮化铝薄膜、氮化锆薄膜和氮化钽薄膜中的一种;所述第四栅绝缘层采用氮氧化硅薄膜、氮氧化铝薄膜、氮氧化锆薄膜、氮氧化钽薄膜和氮氧化钕薄膜中的一种;所述第五栅绝缘层图案采用氧化硅薄膜,氧化铝薄膜,氧化钛薄膜、氮氧化硅薄膜、氧化锆薄膜、氧化钽薄膜、钛酸钡薄膜和氧化钕薄膜薄膜中的一种。
16.如权利要求12所述的阵列基板,其特征在于,所述有源层包括本征半导体层和/或掺杂半导体层,其中,本征半导体层采用IGZO、ITZO、IZO、Cu2O、GZO、AZO、HfIZO、ZnoN材料中的一种或多种,掺杂半导体层采用非晶硅、多晶硅、微晶硅材料中的一种或多种。
17.如权利要求12所述的阵列基板,其特征在于,所述源漏电极上还设有源漏电极保护层。
18.一种显示装置,其特征在于,包括如权利要求12-17任一权利要求所述的阵列基板。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410003674.7A CN103745978B (zh) | 2014-01-03 | 2014-01-03 | 显示装置、阵列基板及其制作方法 |
US14/430,095 US9502517B2 (en) | 2014-01-03 | 2014-05-30 | Array substrate and fabrication method thereof, and display device |
PCT/CN2014/078891 WO2015100935A1 (zh) | 2014-01-03 | 2014-05-30 | 阵列基板及其制造方法、以及显示装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410003674.7A CN103745978B (zh) | 2014-01-03 | 2014-01-03 | 显示装置、阵列基板及其制作方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103745978A true CN103745978A (zh) | 2014-04-23 |
CN103745978B CN103745978B (zh) | 2016-08-17 |
Family
ID=50502988
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410003674.7A Active CN103745978B (zh) | 2014-01-03 | 2014-01-03 | 显示装置、阵列基板及其制作方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US9502517B2 (zh) |
CN (1) | CN103745978B (zh) |
WO (1) | WO2015100935A1 (zh) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2015100935A1 (zh) * | 2014-01-03 | 2015-07-09 | 京东方科技集团股份有限公司 | 阵列基板及其制造方法、以及显示装置 |
CN106023825A (zh) * | 2016-06-22 | 2016-10-12 | 联想(北京)有限公司 | 一种显示屏幕、显示屏幕的制作方法及电子设备 |
CN107910378A (zh) * | 2017-11-14 | 2018-04-13 | 京东方科技集团股份有限公司 | Ltps薄膜晶体管、阵列基板及其制作方法、显示装置 |
CN108766972A (zh) * | 2018-05-11 | 2018-11-06 | 京东方科技集团股份有限公司 | 薄膜晶体管及其制作方法、显示基板 |
CN110098126A (zh) * | 2019-05-22 | 2019-08-06 | 成都中电熊猫显示科技有限公司 | 一种薄膜晶体管的制作方法及薄膜晶体管和显示装置 |
CN112736087A (zh) * | 2019-10-10 | 2021-04-30 | 京东方科技集团股份有限公司 | 一种阵列基板的制作方法、阵列基板及显示面板 |
Families Citing this family (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102266700B1 (ko) * | 2014-07-09 | 2021-06-22 | 삼성디스플레이 주식회사 | 박막 트랜지스터 제조방법 및 박막 트랜지스터를 포함하는 표시기판 제조방법 |
JP6607013B2 (ja) * | 2015-12-08 | 2019-11-20 | 株式会社リコー | 電界効果型トランジスタ、表示素子、画像表示装置、及びシステム |
KR102660829B1 (ko) * | 2016-10-20 | 2024-04-25 | 삼성디스플레이 주식회사 | 표시 장치 및 그 제조 방법 |
US10224224B2 (en) | 2017-03-10 | 2019-03-05 | Micromaterials, LLC | High pressure wafer processing systems and related methods |
US10622214B2 (en) | 2017-05-25 | 2020-04-14 | Applied Materials, Inc. | Tungsten defluorination by high pressure treatment |
US10847360B2 (en) | 2017-05-25 | 2020-11-24 | Applied Materials, Inc. | High pressure treatment of silicon nitride film |
CN110678973B (zh) | 2017-06-02 | 2023-09-19 | 应用材料公司 | 碳化硼硬掩模的干式剥除 |
US10276411B2 (en) | 2017-08-18 | 2019-04-30 | Applied Materials, Inc. | High pressure and high temperature anneal chamber |
CN111095513B (zh) | 2017-08-18 | 2023-10-31 | 应用材料公司 | 高压高温退火腔室 |
JP7274461B2 (ja) | 2017-09-12 | 2023-05-16 | アプライド マテリアルズ インコーポレイテッド | 保護バリア層を使用して半導体構造を製造する装置および方法 |
US10643867B2 (en) | 2017-11-03 | 2020-05-05 | Applied Materials, Inc. | Annealing system and method |
CN117936420A (zh) | 2017-11-11 | 2024-04-26 | 微材料有限责任公司 | 用于高压处理腔室的气体输送系统 |
SG11202003438QA (en) | 2017-11-16 | 2020-05-28 | Applied Materials Inc | High pressure steam anneal processing apparatus |
JP2021503714A (ja) | 2017-11-17 | 2021-02-12 | アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated | 高圧処理システムのためのコンデンサシステム |
JP6773629B2 (ja) * | 2017-11-22 | 2020-10-21 | 株式会社東芝 | 半導体装置、インバータ回路、駆動装置、車両、昇降機、電源回路、及び、コンピュータ |
CN108039353B (zh) * | 2017-12-26 | 2020-07-21 | 深圳市华星光电技术有限公司 | 阵列基板及其制备方法、显示装置 |
JP7299898B2 (ja) | 2018-01-24 | 2023-06-28 | アプライド マテリアルズ インコーポレイテッド | 高圧アニールを用いたシーム修復 |
KR20230079236A (ko) | 2018-03-09 | 2023-06-05 | 어플라이드 머티어리얼스, 인코포레이티드 | 금속 함유 재료들을 위한 고압 어닐링 프로세스 |
US10714331B2 (en) | 2018-04-04 | 2020-07-14 | Applied Materials, Inc. | Method to fabricate thermally stable low K-FinFET spacer |
US10950429B2 (en) | 2018-05-08 | 2021-03-16 | Applied Materials, Inc. | Methods of forming amorphous carbon hard mask layers and hard mask layers formed therefrom |
US10566188B2 (en) | 2018-05-17 | 2020-02-18 | Applied Materials, Inc. | Method to improve film stability |
US10704141B2 (en) | 2018-06-01 | 2020-07-07 | Applied Materials, Inc. | In-situ CVD and ALD coating of chamber to control metal contamination |
US10748783B2 (en) | 2018-07-25 | 2020-08-18 | Applied Materials, Inc. | Gas delivery module |
US10675581B2 (en) | 2018-08-06 | 2020-06-09 | Applied Materials, Inc. | Gas abatement apparatus |
KR102528076B1 (ko) | 2018-10-30 | 2023-05-03 | 어플라이드 머티어리얼스, 인코포레이티드 | 반도체 응용들을 위한 구조를 식각하기 위한 방법들 |
JP2022507390A (ja) | 2018-11-16 | 2022-01-18 | アプライド マテリアルズ インコーポレイテッド | 強化拡散プロセスを使用する膜の堆積 |
WO2020117462A1 (en) | 2018-12-07 | 2020-06-11 | Applied Materials, Inc. | Semiconductor processing system |
US11901222B2 (en) | 2020-02-17 | 2024-02-13 | Applied Materials, Inc. | Multi-step process for flowable gap-fill film |
US20230163200A1 (en) * | 2021-03-08 | 2023-05-25 | Ordos Yuansheng Optoelectronics Co., Ltd. | Method for manufacturing display substrate |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101656232A (zh) * | 2008-08-19 | 2010-02-24 | 北京京东方光电科技有限公司 | 薄膜晶体管阵列基板制造方法 |
CN101840084A (zh) * | 2009-03-18 | 2010-09-22 | 北京京东方光电科技有限公司 | 触摸式液晶显示器、触摸方法、阵列基板及其制造方法 |
CN102629046A (zh) * | 2011-06-29 | 2012-08-08 | 北京京东方光电科技有限公司 | 阵列基板及其制造方法、液晶显示器件 |
CN103489874A (zh) * | 2013-09-27 | 2014-01-01 | 京东方科技集团股份有限公司 | 阵列基板及其制备方法、显示装置 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101568268B1 (ko) * | 2009-10-27 | 2015-11-11 | 엘지디스플레이 주식회사 | 박막트랜지스터 기판 및 그 제조 방법 |
CN103123910B (zh) | 2012-10-31 | 2016-03-23 | 京东方科技集团股份有限公司 | 阵列基板及其制造方法、显示装置 |
CN103745978B (zh) | 2014-01-03 | 2016-08-17 | 京东方科技集团股份有限公司 | 显示装置、阵列基板及其制作方法 |
-
2014
- 2014-01-03 CN CN201410003674.7A patent/CN103745978B/zh active Active
- 2014-05-30 WO PCT/CN2014/078891 patent/WO2015100935A1/zh active Application Filing
- 2014-05-30 US US14/430,095 patent/US9502517B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101656232A (zh) * | 2008-08-19 | 2010-02-24 | 北京京东方光电科技有限公司 | 薄膜晶体管阵列基板制造方法 |
CN101840084A (zh) * | 2009-03-18 | 2010-09-22 | 北京京东方光电科技有限公司 | 触摸式液晶显示器、触摸方法、阵列基板及其制造方法 |
CN102629046A (zh) * | 2011-06-29 | 2012-08-08 | 北京京东方光电科技有限公司 | 阵列基板及其制造方法、液晶显示器件 |
CN103489874A (zh) * | 2013-09-27 | 2014-01-01 | 京东方科技集团股份有限公司 | 阵列基板及其制备方法、显示装置 |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2015100935A1 (zh) * | 2014-01-03 | 2015-07-09 | 京东方科技集团股份有限公司 | 阵列基板及其制造方法、以及显示装置 |
US9502517B2 (en) | 2014-01-03 | 2016-11-22 | Boe Technology Group Co., Ltd. | Array substrate and fabrication method thereof, and display device |
CN106023825A (zh) * | 2016-06-22 | 2016-10-12 | 联想(北京)有限公司 | 一种显示屏幕、显示屏幕的制作方法及电子设备 |
CN106023825B (zh) * | 2016-06-22 | 2021-02-19 | 联想(北京)有限公司 | 一种显示屏幕、显示屏幕的制作方法及电子设备 |
CN107910378A (zh) * | 2017-11-14 | 2018-04-13 | 京东方科技集团股份有限公司 | Ltps薄膜晶体管、阵列基板及其制作方法、显示装置 |
US10741692B2 (en) | 2017-11-14 | 2020-08-11 | Boe Technology Group Co., Ltd. | LTPS thin film transistor and method for manufacturing the same, array substrate and method for manufacturing the same, and display device |
CN108766972A (zh) * | 2018-05-11 | 2018-11-06 | 京东方科技集团股份有限公司 | 薄膜晶体管及其制作方法、显示基板 |
CN108766972B (zh) * | 2018-05-11 | 2021-10-22 | 京东方科技集团股份有限公司 | 薄膜晶体管及其制作方法、显示基板 |
US11664460B2 (en) | 2018-05-11 | 2023-05-30 | Boe Technology Group Co., Ltd. | Thin-film transistor and method for preparing the same, display substrate and display device |
CN110098126A (zh) * | 2019-05-22 | 2019-08-06 | 成都中电熊猫显示科技有限公司 | 一种薄膜晶体管的制作方法及薄膜晶体管和显示装置 |
CN112736087A (zh) * | 2019-10-10 | 2021-04-30 | 京东方科技集团股份有限公司 | 一种阵列基板的制作方法、阵列基板及显示面板 |
CN112736087B (zh) * | 2019-10-10 | 2024-03-05 | 京东方科技集团股份有限公司 | 一种阵列基板的制作方法、阵列基板及显示面板 |
Also Published As
Publication number | Publication date |
---|---|
CN103745978B (zh) | 2016-08-17 |
WO2015100935A1 (zh) | 2015-07-09 |
US9502517B2 (en) | 2016-11-22 |
US20160027887A1 (en) | 2016-01-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103745978A (zh) | 显示装置、阵列基板及其制造方法 | |
CN103745955B (zh) | 显示装置、阵列基板及其制造方法 | |
US10013124B2 (en) | Array substrate, touch screen, touch display device, and fabrication method thereof | |
CN105514116B (zh) | Tft背板结构及其制作方法 | |
US9589995B2 (en) | TFT substrate having three parallel capacitors | |
US9947757B2 (en) | Display device, array substrate, and thin film transistor | |
CN104078424B (zh) | 低温多晶硅tft阵列基板及其制备方法、显示装置 | |
CN104282769B (zh) | 薄膜晶体管的制备方法、阵列基板的制备方法 | |
CN106057735B (zh) | Tft背板的制作方法及tft背板 | |
CN104538429B (zh) | Amoled背板的制作方法及其结构 | |
CN103268855B (zh) | 多晶硅形成方法、tft阵列基板制造方法及显示装置 | |
CN104810382A (zh) | Amoled背板的制作方法及其结构 | |
CN103745954A (zh) | 显示装置、阵列基板及其制造方法 | |
CN103489894A (zh) | 有源矩阵有机电致发光显示器件、显示装置及其制作方法 | |
CN108172595A (zh) | 薄膜晶体管基底 | |
CN105470196A (zh) | 薄膜晶体管、阵列基板及其制造方法、和显示装置 | |
CN104599959A (zh) | 低温多晶硅tft基板的制作方法及其结构 | |
CN104022079A (zh) | 薄膜晶体管基板的制造方法 | |
CN104157610A (zh) | 氧化物半导体tft基板的制作方法及其结构 | |
CN104393026A (zh) | Oled显示基板及其制作方法、显示装置 | |
CN105552035A (zh) | 低温多晶硅tft阵列基板的制作方法及其结构 | |
CN107818987A (zh) | 半导体装置及其制造方法和显示设备及其制造方法 | |
CN106920814A (zh) | Oled像素版图以及oled器件的制造方法 | |
CN203521417U (zh) | 有源矩阵有机电致发光显示器件及显示装置 | |
CN106992189A (zh) | 氧化物半导体tft基板结构及氧化物半导体tft基板的制作方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant |