CN102623428A - 半导体模块 - Google Patents
半导体模块 Download PDFInfo
- Publication number
- CN102623428A CN102623428A CN2012101027036A CN201210102703A CN102623428A CN 102623428 A CN102623428 A CN 102623428A CN 2012101027036 A CN2012101027036 A CN 2012101027036A CN 201210102703 A CN201210102703 A CN 201210102703A CN 102623428 A CN102623428 A CN 102623428A
- Authority
- CN
- China
- Prior art keywords
- power device
- device chip
- metal pattern
- lead frame
- semiconductor module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
- H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
- H01L23/24—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/4952—Additional leads the additional leads being a bump or a wire
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3135—Double encapsulation or coating and encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
- H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
- H01L23/4334—Auxiliary members in encapsulations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29339—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
- H01L2224/331—Disposition
- H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/33181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/37001—Core members of the connector
- H01L2224/37099—Material
- H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/37138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/37147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/4005—Shape
- H01L2224/4009—Loop shape
- H01L2224/40095—Kinked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/40137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/40137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
- H01L2224/40139—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate with an intermediate bond, e.g. continuous strap daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/40225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/40225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/40227—Connecting the strap to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45015—Cross-sectional shape being circular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73215—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73221—Strap and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8384—Sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/848—Bonding techniques
- H01L2224/84801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
Abstract
本发明的目的在于提供一种电极端子的可靠性高并且能够以低成本制造的半导体模块。本发明的半导体模块具备:绝缘板(2);多个金属图案(22、23),在绝缘板(2)上彼此离开地形成;功率器件芯片(3),焊接在一个金属图案(22)上;引线框架(5),焊接在未焊接有功率器件芯片(3)的金属图案(23)上和功率器件芯片(3)上;外部主电极(51),设置于外围壳体(8),在未接合有功率器件芯片(3)的金属图案(23)上利用引线键合与引线框架(5)接合;密封树脂(7),利用灌注形成,密封功率器件芯片(3)、引线框架(5)、金属图案(22、23)。
Description
技术领域
本发明涉及半导体模块,特别涉及功率器件芯片与外部电极的连接结构。
背景技术
作为从功率器件取出电流的手段,从20世纪80年代开始实施使用铝或金等细的引线对功率器件的电极部和外部电极进行连接的引线键合的方法(参照专利文献1)。但是,根据该方法,功率器件的反复导通/截止所引起的热应力使引线键合的接合部的寿命缩短,所以,当使长寿命优先时,需要将最大接合温度设计得较低,导致功率模块的大型化或高成本化。
因此,为了提高接合部的可靠性,提出了在元件表面直接将引线框架与元件的电极部连接的直接引线键合(DLB)方式。
此外,关于功率器件的密封方法,采用将加热加压后的树脂注入到封闭了的模具中进行成形的传递模塑方式(参照专利文献2)。
专利文献1:日本特开2010-238892号公报;
专利文献2:日本特开2011-103367号公报。
DLB方式提高了接合部的可靠性,但是,与引线键合相比,存在成本高的问题。
此外,利用传递模塑方式进行的功率器件的密封具有优良的可靠性和量产性,但是,由于模具等的初期投资需要很多,所以,存在对端子形状或尺寸的自由度有较大的制约、当应用于多品种或少量的产品组时成本变高的问题。
发明内容
本发明是鉴于上述问题而提出的,其目的在于提供一种电极端子的可靠性高并且能够以低成本制造的半导体模块。
本发明提供一种半导体模块,具备:绝缘基板;多个金属图案,在所述绝缘基板上彼此离开地形成;功率器件芯片,焊接在一个所述金属图案上;引线框架,焊接在未焊接有所述功率器件芯片的所述金属图案上和所述功率器件芯片上;外部主电极,设置于外围壳体,在未接合有所述功率器件芯片的所述金属图案上利用引线键合与所述引线框架接合;密封树脂,利用灌注形成,密封所述功率器件芯片、所述引线框架、所述金属图案。
根据本发明的半导体模块,由于在功率器件芯片上焊接引线框架,所以,该接合部对功率器件芯片的导通/截止所引起的热循环应力具有高的耐受性。
并且,从引线框架的与搭载有功率器件芯片的金属图案不同的金属图案上的部分利用引线键合与外部电极接合。该接合部的引线框架与功率器件芯片上部相比为温度,所以,采用引线键合能够减少成本并且提高该接合部的可靠性。
附图说明
图1是示出实施方式1的半导体模块的结构的剖面图。
图2是示出实施方式2的半导体模块的结构的剖面图。
图3是示出实施方式3的半导体模块的结构的剖面图。
图4是示出实施方式4的半导体模块的结构的剖面图。
具体实施方式
(实施方式1)
图1是示出实施方式1的半导体模块的结构的剖面图。在该半导体模块中,在由铜、铝或者AlSiC等金属构成的基底板(base plate)1上经由焊料31接合有绝缘基板。绝缘基板是在陶瓷制的绝缘板2的两面利用刻蚀法形成有铜或铝的金属图案的结构。在绝缘板2的背面形成有金属图案21,金属图案21经由焊料31与基底板1接合。在绝缘板2的表面形成有金属图案22、23。在金属图案22上经由焊料32、34分别接合有IGBT或MOSFET等功率器件芯片3、续流二极管芯片4。
在功率器件芯片3、续流二极管芯片4上分别经由焊料33、35接合引线框架5,将功率器件芯片3和续流二极管芯片4并联连接。引线框架5以一端与功率器件芯片3接合并且以另一端经由焊料36与金属图案23接合。再有,如果引线框架5使用铜,则能够提高引线框架5自身的耐热性。
外部主电极51以及外部信号电极52在半导体模块的外围壳体8中利用嵌件成型(insert molding)或注塑成型(outsert molding)来形成。引线框架5在与金属图案23的接合位置利用铝线41与外部主电极51连接。外部信号电极52利用铝线42与功率器件芯片3连接。通常,铝线41的直径为200~500μm,铝线42的直径为50~150μm。
在绝缘板2上形成金属图案21、22、23之后,以包围绝缘板2的方式利用成形模具形成由Si橡胶构成的堤部(dam)6。在堤部6的内部灌注(potting)液状的环氧树脂7并使其热硬化。环氧树脂7保护焊料33、35免受功率器件芯片3或续流二极管芯片4的导通/截止引起的热循环应力的影响。
并且,在外围壳体8的内部,从环氧树脂7之上填充硅酮凝胶(silicone gel)等低弹性的密封树脂9,对未被环氧树脂7密封的铝线41、42、外部主电极51、外部信号电极52进行绝缘保护。
<效果>
实施方式1的半导体模块具备:绝缘板2;在绝缘板2上彼此离开地形成的多个金属图案22、23;功率器件芯片3,焊接在金属图案22上;引线框架5,焊接在未焊接有功率器件芯片3的金属图案23上和功率器件芯片3上;外部主电极51,设置于外围壳体8,在未接合有功率器件芯片3的金属图案23上利用引线键合与引线框架5接合;密封树脂(环氧树脂7),利用灌注形成,密封功率器件芯片3、引线框架5、金属图案22、23。由于在功率器件芯片3上焊接引线框架5,所以,与引线键合相比,接合面积增加,对功率器件芯片3的导通/截止工作所引起的热应力具有高的可靠性。此外,由于引线框架5的一端接合在与搭载了功率器件芯片3或续流二极管芯片4的金属图案22分离的金属图案23上,所以,能够降低工作时的引线框架5的温度。并且,引线框架5和外部主电极51的接合是从温度比功率器件芯片3附近低的金属图案23上利用引线键合进行的,所以,即使是低价的引线键合也保持高的可靠性。此外,环氧树脂7利用灌注形成,所以,存在对端子形状或尺寸的制约少、也容易应用于多品种或少量的产品组的优点。
此外,在实施方式1的半导体模块中,利用灌注形成的密封树脂使用液状的环氧树脂,由此,保护功率器件芯片3上表面的焊接部免受芯片的导通/截止工作引起的热应力的影响。
此外,实施方式1的半导体模块在外围壳体8的内部具备对灌注的密封树脂7以外的部分进行密封的硅酮树脂9,所以,能够绝缘保护外部主电极51、铝线41。
(实施方式2)
通过实验确认了在不同极间产生绝缘恶化的概率高,所以,在实施方式2中,使绝缘板2上的金属图案为单一并且为一个电位,由此,谋求绝缘性能的提高。
图2是示出实施方式2的半导体模块的结构的剖面图。在该半导体模块中,在绝缘板2上形成单一的金属图案22,在金属图案22上利用焊料32、34分别接合功率器件芯片3和续流二极管芯片4。并且,在金属图案22的远离功率器件芯片3的端部利用焊料37接合有绝缘垫片(spacer)10,在绝缘垫片10上经由焊料36接合有引线框架5。该绝缘垫片10是为了使引线框架5与金属图案22绝缘而设置的。此外,具有与环氧树脂7同等(±20%)的线膨胀系数,也起到支承铝线41的载荷的作用。
在功率器件芯片3、续流二极管芯片4上分别经由焊料33、35接合引线框架5,将IGBT或MOSFET等功率器件芯片3和续流二极管芯片4并联连接。引线框架5以一端与功率器件芯片3接合,以另一端经由焊料36与绝缘垫片10接合。引线框架5在与绝缘垫片10的接合位置利用铝线41与外部主电极51连接。
这以外的结构与实施方式1相同,所以省略说明。
<效果>
实施方式2的半导体模块具备:绝缘板2;金属图案22,形成在绝缘板2上;单独焊接在金属图案22上的功率器件芯片3和绝缘垫片10;焊接在功率器件芯片3上和绝缘垫片10上的引线框架5;外部主电极51,设置于外围壳体8,在绝缘垫片10上利用引线键合与引线框架5接合;密封树脂7,利用灌注形成,密封功率器件芯片3、绝缘垫片10、引线框架5、金属图案22。在绝缘板2上设置单一的金属图案22,由此,与对金属图案进行分割的情况相比,引线框架5和铝线41的接合部的温度变高,但是,由于避免了在不同极间产生的绝缘恶化,所以绝缘强度提高。此外,使在基底板1和绝缘基板间的焊料中所产生的应力平均化。
(实施方式3)
<结构>
图3是示出实施方式3的半导体模块的结构的剖面图。在实施方式3中,与实施方式1、2相比,使引线框架5的尺寸变小,谋求半导体模块的小型化。
在绝缘板2的表面形成有金属图案22。在金属图案22上经由焊料32、34分别接合有功率器件芯片3、续流二极管芯片4。
在功率器件芯片3、续流二极管芯片4上分别经由焊料33、35接合有引线框架5,将IGBT或MOSFET等功率器件芯片3和续流二极管芯片4并联连接。引线框架5在续流二极管芯片4上利用铝线41与外部主电极51连接。续流二极管芯片4与功率器件芯片3相比温度上升小,所以,与从功率器件芯片3上的引线框架5进行引线键合相比,能够确保接合部的可靠性。这以外的结构与实施方式1相同,所以省略说明。
<效果>
实施方式3的半导体模块具备:绝缘板2;金属图案22,形成在绝缘板2上;单独焊接在金属图案22上的功率器件芯片3和续流二极管芯片4;焊接在功率器件芯片3上和续流二极管芯片4上的引线框架5;外部主电极51,设置于外围壳体8,在续流二极管芯片4上利用引线键合与引线框架5接合;密封树脂7,利用灌注形成,密封功率器件芯片3、续流二极管芯片4、引线框架5、金属图案22。从续流二极管芯片4上的引线框架5与外部主电极51进行引线键合,所以,接合部分与实施方式1、2相比成为高温。但是,能够使引线框架5的尺寸接近功率器件芯片3和续流二极管芯片4的投影面积,所以,能够实现半导体模块的小型化。在与半导体模块的寿命相比优先小型化的情况下,本结构是有用的。
(实施方式4)
在实施方式1中,说明了功率器件芯片3和续流二极管芯片4焊接到引线框架5或金属图案22,但是,也可以代替焊料32、33、34、35而使用纳米银接合层61、62。
纳米银接合是利用加压或加热使直径以纳米为单位的Ag粒子(纳米银粒子)烧结并进行接合的接合方式,通过使用该方法,能够使接合部分以低电阻稳定。此外,由于纳米银粒子的熔点比焊料高,所以,与焊接相比,能够赋予高的耐热性。
因此,在使用纳米银接合层61、62的情况下,也可以为如下结构:从图1所示的实施方式1的半导体模块的结构中除去堤部6和环氧树脂7,利用硅酮凝胶9全部密封外围壳体8的内部。在图4中示出该结构的半导体模块。
根据图4的结构,能够省略堤部的形成工序和环氧树脂的填充工序,所以,能够简化制造工序。
此外,在图2示出的实施方式2或图3示出的实施方式3的半导体模块的结构中,即使是在功率器件芯片3或续流二极管芯片4的两面的接合中使用纳米银接合并省略了堤部6和环氧树脂7的结构,也起到相同的效果。
<效果>
在实施方式4的半导体模块中,代替焊接而利用纳米银接合层61、62将功率器件芯片3与金属图案22和引线框架5接合,所以,与焊接相比,能够应对高的芯片的工作温度。
实施方式4的半导体模块不具有作为灌注的密封树脂的环氧树脂7,利用硅酮树脂9进行由环氧树脂7所进行的密封。在功率器件芯片3的与引线框架5或金属图案22的接合中使用纳米银接合的情况下,与焊接相比,具有针对热循环的可靠性,所以,能够省略环氧树脂7。由此,能够省略堤部的形成工序和环氧树脂的填充工序,所以,能够简化制造工序。
附图标记的说明:
1 基底板
2 绝缘板
3 功率器件芯片
4 续流二极管芯片
5 引线框架
6 堤部
7 环氧树脂
8 外围壳体
9 硅酮凝胶
10 绝缘垫片
21、22、23 金属图案
31、32、33、34、35、36 焊料
41、42 铝线
51 外部主电极
52 外部信号电极。
Claims (7)
1.一种半导体模块,其中,具备:
绝缘板;
多个金属图案,在所述绝缘板上彼此离开地形成;
功率器件芯片,焊接在一个所述金属图案上;
引线框架,焊接在未焊接有所述功率器件芯片的所述金属图案上和所述功率器件芯片上;
外部主电极,设置于外围壳体,在未接合有所述功率器件芯片的所述金属图案上利用引线键合与所述引线框架接合;以及
密封树脂,利用灌注形成,密封所述功率器件芯片、所述引线框架、所述金属图案。
2.一种半导体模块,其中,具备:
绝缘板;
金属图案,形成在所述绝缘板上;
功率器件芯片和绝缘垫片,单独焊接在所述金属图案上;
引线框架,焊接在所述功率器件芯片上和所述绝缘垫片上;
外部主电极,设置于外围壳体,在所述绝缘垫片上利用引线键合与所述引线框架接合;以及
密封树脂,利用灌注形成,密封所述功率器件芯片、所述绝缘垫片、所述引线框架、所述金属图案。
3.一种半导体模块,其中,具备:
绝缘板;
金属图案,形成在所述绝缘板上;
功率器件芯片和续流二极管芯片,单独焊接在所述金属图案上;
引线框架,焊接在所述功率器件芯片上和所述续流二极管芯片上;
外部主电极,设置于外围壳体,在所述续流二极管芯片上利用引线键合与所述引线框架接合;以及
密封树脂,利用灌注形成,密封所述功率器件芯片、所述续流二极管芯片、所述引线框架、所述金属图案。
4.根据权利要求1~3的任意一项所述的半导体模块,其中,
所述密封树脂是使液状环氧树脂硬化后的树脂。
5.根据权利要求1~3的任意一项所述的半导体模块,其中,
代替焊接而利用纳米银接合将所述功率器件芯片与所述金属图案以及所述引线框架接合。
6.根据权利要求1~3的任意一项所述的半导体模块,其中,
在所述外围壳体的内部还具备对所述灌注的密封树脂以外的部分进行密封的硅酮树脂。
7.根据权利要求6所述的半导体模块,其特征在于,
不具有所述灌注的密封树脂,利用所述硅酮树脂进行由该密封树脂所进行的密封。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2011-148221 | 2011-07-04 | ||
JP2011148221A JP2013016629A (ja) | 2011-07-04 | 2011-07-04 | 半導体モジュール |
Publications (1)
Publication Number | Publication Date |
---|---|
CN102623428A true CN102623428A (zh) | 2012-08-01 |
Family
ID=46563253
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2012101027036A Pending CN102623428A (zh) | 2011-07-04 | 2012-04-10 | 半导体模块 |
Country Status (4)
Country | Link |
---|---|
US (2) | US8558367B2 (zh) |
JP (1) | JP2013016629A (zh) |
CN (1) | CN102623428A (zh) |
DE (1) | DE102012210440A1 (zh) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103794590A (zh) * | 2012-10-30 | 2014-05-14 | 三星电机株式会社 | 功率模块封装 |
CN105074919A (zh) * | 2013-02-26 | 2015-11-18 | 三菱电机株式会社 | 电力用半导体装置 |
CN107093587A (zh) * | 2016-02-17 | 2017-08-25 | 富士电机株式会社 | 半导体装置及其制造方法 |
CN107112318A (zh) * | 2014-12-29 | 2017-08-29 | 三菱电机株式会社 | 功率模块 |
CN108417567A (zh) * | 2017-02-09 | 2018-08-17 | 株式会社东芝 | 半导体模块 |
CN110071098A (zh) * | 2019-05-06 | 2019-07-30 | 深圳市汇北川电子技术有限公司 | 一种功率模组电容布局的方法 |
CN110911364A (zh) * | 2018-09-17 | 2020-03-24 | 德州仪器公司 | 具有集成式陶瓷衬底的嵌入式裸片封装 |
CN114557145A (zh) * | 2019-09-30 | 2022-05-27 | 西门子股份公司 | 电子模块的壳体及其制造 |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5656907B2 (ja) * | 2012-04-11 | 2015-01-21 | 三菱電機株式会社 | パワーモジュール |
JP5867966B2 (ja) * | 2012-08-29 | 2016-02-24 | 新電元工業株式会社 | 半導体装置 |
JP6210818B2 (ja) * | 2013-09-30 | 2017-10-11 | 三菱電機株式会社 | 半導体装置およびその製造方法 |
JP6192561B2 (ja) * | 2014-02-17 | 2017-09-06 | 三菱電機株式会社 | 電力用半導体装置 |
US9397015B2 (en) * | 2014-03-28 | 2016-07-19 | Fuji Electric Co., Ltd. | Semiconductor device and semiconductor device casing |
JP2016219681A (ja) * | 2015-05-25 | 2016-12-22 | カルソニックカンセイ株式会社 | 金属配線の接合構造および接合方法 |
JP6613806B2 (ja) * | 2015-10-23 | 2019-12-04 | 富士電機株式会社 | 半導体装置 |
CN107240581A (zh) * | 2016-03-29 | 2017-10-10 | 株式会社京浜 | 电力转换装置及电力转换装置的制造方法 |
JP2017183699A (ja) * | 2016-03-29 | 2017-10-05 | 株式会社ケーヒン | 電力変換装置及び電力変換装置の製造方法 |
JP2018170362A (ja) * | 2017-03-29 | 2018-11-01 | 株式会社東芝 | 半導体モジュール |
KR102008278B1 (ko) * | 2017-12-07 | 2019-08-07 | 현대오트론 주식회사 | 파워칩 통합 모듈과 이의 제조 방법 및 양면 냉각형 파워 모듈 패키지 |
JP7087495B2 (ja) | 2018-03-16 | 2022-06-21 | 株式会社デンソー | パワー半導体装置、それを備える回転電機、及び、パワー半導体装置の製造方法 |
US10529637B1 (en) * | 2018-10-31 | 2020-01-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit package and method of forming same |
US11081422B2 (en) * | 2019-03-14 | 2021-08-03 | Toyota Motor Engineering & Manufacturing North America, Inc. | Self-healing PDMS encapsulation and repair of power modules |
CN110034664A (zh) * | 2019-05-06 | 2019-07-19 | 深圳市汇北川电子技术有限公司 | 一种sic电动汽车的功率模组 |
CN112694060A (zh) * | 2020-12-22 | 2021-04-23 | 青岛歌尔微电子研究院有限公司 | Mems封装结构及其封装方法 |
JP2022125612A (ja) * | 2021-02-17 | 2022-08-29 | 株式会社東芝 | パワーモジュール |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060022326A1 (en) * | 2004-07-29 | 2006-02-02 | Toshiaki Morita | Semiconductor device, power converter device using it, and hybrid vehicle using the power converter device |
CN1988137A (zh) * | 2005-12-19 | 2007-06-27 | 三菱电机株式会社 | 半导体装置 |
US20080017882A1 (en) * | 2006-07-18 | 2008-01-24 | Mitsubishi Electric Corporation | Power semiconductor apparatus |
JP2011103367A (ja) * | 2009-11-11 | 2011-05-26 | Mitsubishi Electric Corp | 電力用半導体装置 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002368168A (ja) * | 2001-06-13 | 2002-12-20 | Hitachi Ltd | 半導体装置用複合部材、それを用いた絶縁型半導体装置、又は非絶縁型半導体装置 |
JP2007235004A (ja) | 2006-03-03 | 2007-09-13 | Mitsubishi Electric Corp | 半導体装置 |
JP4666185B2 (ja) | 2008-06-26 | 2011-04-06 | 三菱電機株式会社 | 半導体装置 |
JP4865829B2 (ja) | 2009-03-31 | 2012-02-01 | シャープ株式会社 | 半導体装置およびその製造方法 |
-
2011
- 2011-07-04 JP JP2011148221A patent/JP2013016629A/ja not_active Withdrawn
-
2012
- 2012-02-03 US US13/365,409 patent/US8558367B2/en not_active Expired - Fee Related
- 2012-04-10 CN CN2012101027036A patent/CN102623428A/zh active Pending
- 2012-06-20 DE DE201210210440 patent/DE102012210440A1/de not_active Withdrawn
-
2013
- 2013-08-23 US US13/974,127 patent/US20130341775A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060022326A1 (en) * | 2004-07-29 | 2006-02-02 | Toshiaki Morita | Semiconductor device, power converter device using it, and hybrid vehicle using the power converter device |
CN1988137A (zh) * | 2005-12-19 | 2007-06-27 | 三菱电机株式会社 | 半导体装置 |
US20080017882A1 (en) * | 2006-07-18 | 2008-01-24 | Mitsubishi Electric Corporation | Power semiconductor apparatus |
JP2011103367A (ja) * | 2009-11-11 | 2011-05-26 | Mitsubishi Electric Corp | 電力用半導体装置 |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103794590A (zh) * | 2012-10-30 | 2014-05-14 | 三星电机株式会社 | 功率模块封装 |
CN105074919A (zh) * | 2013-02-26 | 2015-11-18 | 三菱电机株式会社 | 电力用半导体装置 |
CN107112318A (zh) * | 2014-12-29 | 2017-08-29 | 三菱电机株式会社 | 功率模块 |
CN107112318B (zh) * | 2014-12-29 | 2019-06-18 | 三菱电机株式会社 | 功率模块 |
CN107093587A (zh) * | 2016-02-17 | 2017-08-25 | 富士电机株式会社 | 半导体装置及其制造方法 |
CN108417567A (zh) * | 2017-02-09 | 2018-08-17 | 株式会社东芝 | 半导体模块 |
CN108417567B (zh) * | 2017-02-09 | 2022-03-22 | 株式会社东芝 | 半导体模块 |
CN110911364A (zh) * | 2018-09-17 | 2020-03-24 | 德州仪器公司 | 具有集成式陶瓷衬底的嵌入式裸片封装 |
CN110071098A (zh) * | 2019-05-06 | 2019-07-30 | 深圳市汇北川电子技术有限公司 | 一种功率模组电容布局的方法 |
CN114557145A (zh) * | 2019-09-30 | 2022-05-27 | 西门子股份公司 | 电子模块的壳体及其制造 |
CN114557145B (zh) * | 2019-09-30 | 2024-03-15 | 西门子股份公司 | 电子模块的壳体及其制造 |
Also Published As
Publication number | Publication date |
---|---|
DE102012210440A1 (de) | 2013-01-10 |
US20130341775A1 (en) | 2013-12-26 |
US20130009298A1 (en) | 2013-01-10 |
JP2013016629A (ja) | 2013-01-24 |
US8558367B2 (en) | 2013-10-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102623428A (zh) | 半导体模块 | |
JP4567773B2 (ja) | 電力用半導体装置 | |
JP4576448B2 (ja) | 電力用半導体装置 | |
CN100527411C (zh) | 半导体器件 | |
US8674492B2 (en) | Power module | |
CN103035605B (zh) | 半导体装置及其制造方法 | |
CN102522375B (zh) | 半导体装置、半导体装置的制造方法及引线框 | |
CN102136472B (zh) | 半导体装置模块 | |
TW200522328A (en) | Semiconductor device and manufacturing method thereof | |
CN102820288A (zh) | 功率模块及其制造方法 | |
CN105655306A (zh) | 一种集成在散热基板上的双面焊接单面散热功率模块 | |
CN101640178B (zh) | 半导体装置、半导体装置的制造方法及引线框 | |
JP2005191071A (ja) | 半導体装置 | |
JP6124810B2 (ja) | パワーモジュール | |
JP2017034152A (ja) | 電力用半導体装置 | |
JP5444584B2 (ja) | 半導体装置及びその製造方法 | |
JP2006324401A (ja) | 半導体装置およびその製造方法 | |
US9978662B2 (en) | Semiconductor device and manufacturing method for same | |
JP2015220295A (ja) | パワーモジュール及びその製造方法 | |
CN103826386A (zh) | 电子电路及其制造方法以及电子部件 | |
CN103295920A (zh) | 非绝缘型功率模块及其封装工艺 | |
JP5895549B2 (ja) | 半導体装置及びその製造方法 | |
CN101582414A (zh) | 功率端子直接键合的功率模块 | |
CN201435388Y (zh) | 一种用于mosfet封装的引线框架 | |
JP2015015335A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20120801 |