CN107093587A - 半导体装置及其制造方法 - Google Patents

半导体装置及其制造方法 Download PDF

Info

Publication number
CN107093587A
CN107093587A CN201611233908.2A CN201611233908A CN107093587A CN 107093587 A CN107093587 A CN 107093587A CN 201611233908 A CN201611233908 A CN 201611233908A CN 107093587 A CN107093587 A CN 107093587A
Authority
CN
China
Prior art keywords
resin bed
semiconductor element
lead
semiconductor device
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201611233908.2A
Other languages
English (en)
Other versions
CN107093587B (zh
Inventor
金井直之
堀元人
金子悟史
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Publication of CN107093587A publication Critical patent/CN107093587A/zh
Application granted granted Critical
Publication of CN107093587B publication Critical patent/CN107093587B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
    • H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
    • H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
    • H01L23/24—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293—Organic, e.g. plastic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293—Organic, e.g. plastic
    • H01L23/295—Organic, e.g. plastic containing a filler
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135—Double encapsulation or coating and encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3178—Coating or filling in grooves made in the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
    • H01L29/1608—Silicon carbide
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
    • H01L29/6609—Diodes
    • H01L29/66143—Schottky diodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66234—Bipolar junction transistors [BJT]
    • H01L29/66325—Bipolar junction transistors [BJT] controlled by field-effect, e.g. insulated gate bipolar transistors [IGBT]
    • H01L29/66333—Vertical insulated gate bipolar transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70—Bipolar devices
    • H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
    • H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
    • H01L29/7395—Vertical transistors, e.g. vertical IGBT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861—Diodes
    • H01L29/872—Schottky diodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601—Structure
    • H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/4501—Shape
    • H01L2224/45012—Cross-sectional shape
    • H01L2224/45015—Cross-sectional shape being circular
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48105—Connecting bonding areas at different heights
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909—Post-treatment of the connector or wire bonding area
    • H01L2224/8592—Applying permanent coating, e.g. protective coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/043—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body
    • H01L23/049—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body the other leads being perpendicular to the base
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H01L2924/13055—Insulated gate bipolar transistor [IGBT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Dispersion Chemistry (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

本发明提供一种半导体装置及其制造方法。所述半导体装置保护引线的接合部。半导体装置(100)具备：半导体元件(12)，其在表面具有电极；引线(15)，其与半导体元件(12)的电极接合；树脂层(22b)，其覆盖半导体元件(12)的表面的引线(15)的接合部；以及凝胶填充材料(23)，其密封半导体元件(12)、引线(15)和树脂层(22b)。通过利用树脂层(22b)对引线(15)的接合部进行保护，从而能够缓和其劣化，提高半导体装置(100)的可靠性。

Description

半导体装置及其制造方法
技术领域
本发明涉及半导体装置及其制造方法。
背景技术
在太阳能发电、风力发电等可再生能源领域、混合动力汽车、电动汽车等车载领域和车辆等的铁道领域那样的要求高效的电力变换的领域中，广泛利用功率半导体装置(也简称为半导体装置)。在此，在半导体装置中搭载有碳化硅(SiC)化合物半导体元件等新一代半导体元件。例如在专利文献1中公开了使SiC二极管与硅(Si)半导体开关元件反向并联连接而得到的半导体装置。SiC化合物半导体元件相对于现有的Si半导体元件绝缘破坏电场强度高，因此是高耐压的，另外能够进一步提高杂质浓度，且进一步减薄活性层，因此能够实现高效率且能够高速动作的小型的半导体装置。
专利文献1：日本特开2004-95670号公报
发明内容
技术问题
然而，SiC化合物半导体元件虽然可以耐受高温下的使用，但存在因芯片结温上升而导致电极膜和引线接合部劣化，作为半导体装置的可靠性降低的问题。
另外，在半导体装置中要求大的电流容量，另一方面，因为不充分结晶品质而无法使SiC化合物半导体元件构成为大到Si半导体元件的程度，因此必须将设置于半导体元件的周边的电场缓和区域(也称为保护环)设计得窄。在此，由于电场集中在窄的保护环上，所以还存在可能在半导体元件与将其密封的凝胶填充材料的界面发生绝缘破坏的问题。
技术方案
在本发明的第一形态中，提供一种半导体装置，具备：第一半导体元件，其具有第一正面电极和第一保护环；第二半导体元件，其具有第二正面电极和第二保护环；第一引线，其与第一正面电极接合；第二引线，其与第二正面电极接合；第一树脂层，其覆盖第一保护环和第二保护环中的至少一个；以及凝胶填充材料，其密封第一半导体元件和第二半导体元件、第一引线和第二引线、以及第一树脂层。
在本发明的第二形态中，提供一种半导体装置的制造方法，具备：将第一引线接合到具有第一正面电极的第一半导体元件的第一正面电极的步骤；形成覆盖第一正面电极与第一引线的第一接合部的第二树脂层的步骤；以及利用凝胶填充材料密封第一半导体元件、第一引线和第二树脂层的步骤。
应予说明，上述的发明内容未列举本发明的所有特征。另外，这些特征群的再组合也能够成为发明。
附图说明
图1A在关于图1B的基准线AA的俯视图中示出本实施方式的半导体装置的构成。
图1B在关于图1A的基准线BB的侧视图中示出本实施方式的半导体装置的截面构成。
图2表示半导体装置的第一制造方法的流程。
图3表示在半导体装置的第一制造方法中安装有半导体元件的状态。
图4表示在半导体装置的第一制造方法中形成有第二树脂层的状态。
图5表示在半导体装置的第一制造方法中进行了引线键合的状态。
图6表示在半导体装置的第一制造方法中形成有第一树脂层的状态。
图7表示在半导体装置的第一制造方法中利用凝胶填充材料进行了密封的状态。
图8表示半导体装置的第二制造方法的流程。
图9表示在半导体装置的第二制造方法中安装有半导体元件的状态。
图10表示在半导体装置的第二制造方法中进行了引线键合的状态。
图11表示在半导体装置的第二制造方法中形成有树脂层的状态。
图12表示在半导体装置的第二制造方法中利用凝胶填充材料进行了密封的状态。
符号说明
1：壳体
1a：基底基板
2：罩
2a：开口
3：绝缘基板
3a：绝缘板
3b：金属层
3c：布线层
3c1、3c2、3c3：布线图案
5、6、7：端子
11：半导体元件
11a：发射极
11b：栅极
11c：保护环
12：半导体元件
12a：阳极
12b：保护环
15、16、17：引线
21(21a、21b)：树脂层(第一树脂层、第二树脂层)
22(22a、22b)：树脂层(第一树脂层、第二树脂层)
23：凝胶填充材料
100：半导体装置
具体实施方式
以下，通过发明的实施方式说明本发明，但以下的实施方式不限定于权利要求的发明。另外，实施方式中说明的特征的所有组合并不限定为发明的解决方案所必须的。
图1A和图1B表示本实施方式的半导体装置100的构成。这里，图1A表示在关于图1B的基准线AA的俯视图中的构成，图1B表示在关于图1A的基准线BB的侧视图中的截面构成。半导体装置100具有以下目的：通过使用树脂层保护搭载于其上的半导体元件的电极与引线的接合部，从而确保半导体装置的可靠性，并且通过使用树脂层保护半导体元件的保护环，从而提高半导体装置的耐压性，半导体装置100具备：壳体1、罩2、绝缘基板3、端子5、6和7、半导体元件11和12、引线15、16和17、树脂层21和22和凝胶填充材料23。
壳体1是收容半导体装置100的构成各部的框体，包括作为基底基板1a的壳体1的底部。基底基板1a支撑其上的半导体装置100的构成各部。基底基板1a可以采用散热性高的铜(Cu)基板、铝碳化硅复合材料(Al-SiC)基板等。应予说明，可以通过单独地形成构成壳体1的底部的基底基板1a和构成侧部的框体，并将框体立设在基底基板1a的周边上而形成壳体1。
罩2是平板状的盖体，其载置在壳体1的侧部上并将半导体装置100的构成各部封入到壳体1内。罩2形成有用于使端子5、6和7的上端向壳体1外突出的多个开口2a。
绝缘基板3是搭载半导体元件11和12的基板，例如可以采用DCB(DirectCopperBonding：直接铜键合)基板、AMB(Active Metal Blazing：活性金属钎焊)基板等。绝缘基板3包括绝缘板3a、金属层3b、布线层3c。绝缘板3a是由例如氮化铝、氮化硅、氧化铝等绝缘性陶瓷构成为例如0.2～1mm厚度的板状部件。金属层3b使用铜、铝等导电性金属，例如为0.1～1mm的膜厚，且设置于绝缘板3a的下表面。应予说明，出于防锈等目的，可以使用镍等对金属层3b的表面进行镀覆处理。布线层3c与金属层3b同样地使用铜、铝等导电性金属，且设置于绝缘板3a的上表面。绝缘基板3借由焊锡等接合材料(未图示)固定在基底基板1a上。
绝缘基板3的布线层3c具有3种布线图案3c1、3c2和3c3。布线图案3c1具有矩形形状，配设于绝缘板3a上的附图左侧约三分之二的区域内。在布线图案3c1并排设置有后述的半导体元件11和12。布线图案3c2和布线图案3c3具有矩形形状，并排设置于绝缘板3a上的附图右侧约三分之一的区域内。
端子5、6和7是用于向半导体元件11输入外部信号，或者用于将电流从半导体元件11输入输出到外部的输入输出用端子。端子5、6和7例如使用铜、铝等导电性金属成型为圆柱状或平板状。端子5在布线层3c的布线图案3c1的左端附近立设有2个。端子5借由布线图案3c1与后述的半导体元件11的集电极和半导体元件12的阴极连接。端子6在布线层3c的布线图案3c2上立设有2个。端子6借由布线图案3c2和引线15、引线16与半导体元件11的发射极11a和半导体元件12的阳极12a连接。端子7在布线层3c的布线图案3c3上立设有1个。端子7借由布线图案3c3和引线17与半导体元件11的栅极11b连接。端子5、6和7利用焊锡等接合材料(未图示)立设在布线图案上，并使各自的前端通过罩2的开口2a向壳体1外突出。应予说明，端子5、6和7可以预先嵌件成型于壳体1或罩2。
半导体元件11是组装于本实施方式的半导体装置100的Si半导体元件，例如可以采用在正面和背面分别具有电极的纵向型的功率金属氧化物半导体场效应晶体管(功率MOSFET)、绝缘栅双极晶体管(IGBT)等。应予说明，半导体元件11不限于纵向型的元件，可以是仅在正面设置有电极的横向型的元件。在半导体元件11为IGBT(或功率MOSFET)的情况下，在正面具有发射极(或源极)11a和栅极11b，并且在这些电极的周围或正面的边缘部具有保护环11c，在背面具有集电极(或漏极(未图示))。半导体元件11利用焊锡等接合材料(未图示)将集电极(或漏极)与布线层3c的布线图案3c1连接，由此利用其背面固定在绝缘基板3上。
半导体元件12是组装于本实施方式的半导体装置100的SiC半导体二极管，作为一个例子，可以采用与半导体元件11反向并联连接的肖特基势垒二极管(SBD)。半导体元件12在正面具有阳极12a，在其周围或正面的边缘部具有保护环12b，在背面具有阴极(未图示)。半导体元件12利用焊锡等接合材料(未图示)将阴极与布线层3c的布线图案3c1连接，由此利用其背面固定在绝缘基板3上。应予说明，半导体元件12的阴极通过布线层3c的布线图案3c1与半导体元件11的集电极连接。
引线15、16和17是接合到半导体元件11和12的正面电极间或者将这些正面电极与布线图案3c1和布线图案3c2接合的引线状的部件。引线15、16和17使用例如铜、铝等导电性金属或铁铝合金等导电性合金，例如相对于高耐压装置形成为直径300～500μm。引线15包括多个(在本实施方式中，作为一个例子为4个)引线，其两端与半导体元件11的正面电极即发射极11a和半导体元件12的正面电极即阳极12a接合。引线16包括多个(在本实施方式中，作为一个例子为4个)引线，将半导体元件11的正面电极，即发射极11a与布线图案3c2连接。引线17包括1个引线(也可以包括多个引线)，将半导体元件11的正面电极，即栅极11b与布线图案3c3连接。应予说明，引线15和引线16可以由半导体元件11的电极通过针脚式接合(Stitch bonding)一体地构成，由从半导体元件12的正面电极起接连布线图案3c3的引线进行布线。
树脂层21和22是分别覆盖半导体元件11和12的正面，并保护引线15、16和17的接合部以及保护环11c和保护环12b的部件。树脂层21和22例如包括聚酰亚胺树脂(玻璃化转变温度Tg为324℃)、聚酰胺酰亚胺树脂(玻璃化转变温度Tg为275℃)等聚酰亚胺。
如果采用SiC器件作为半导体元件11或12，则可以预料到其芯片结温(Tjmax)例如上升到175℃为止，因此使用具有比该温度足够高的、例如200℃以上的玻璃化转变温度Tg的聚酰亚胺。另外，在制造工序中，在将半导体装置100放置在更高温度下的情况下，可以使用具有更高的玻璃化转变温度的聚酰亚胺。这样，能够维持树脂层21和22的硬度并将引线15、16和17固定于半导体元件11和12的电极，并且保护与各引线的电极的接合部。在此，在半导体元件11和12的正面电极的结构不同的情况下，必须与此相对应地将各引线在各自适当的条件下与电极接合。对此，通过由树脂层21和22覆盖，能够不依赖于正面电极的结构，在相同的条件下将各引线均与电极接合。
另外，使树脂层21和22的膜厚例如为10～50μm。由此，能够得到电场缓和效果，特别是能够维持在保护环11c和保护环12b与凝胶填充材料23的界面的绝缘性。应予说明，利用树脂层21和22得到的电场缓和的效果对于50μm以上的膜厚没有多大提高。
树脂层21一体地包括第一树脂层21a和第二树脂层21b。第一树脂层21a设置于半导体元件11的正面的周边，并覆盖半导体元件11的保护环11c。第二树脂层21b设置于半导体元件11的正面的中央，并覆盖引线15和引线16与发射极11a接合的接合部以及引线17与栅极11b接合的接合部。应予说明，树脂层21可以分别作为独立的部分包括第一树脂层21a和第二树脂层21b。
树脂层22一体地包括第一树脂层22a和第二树脂层22b。第一树脂层22a设置于半导体元件12的正面的周边，并覆盖半导体元件12的保护环12b。第二树脂层22b设置于半导体元件12的正面的中央，并覆盖引线15与阳极12a接合的接合部。应予说明，树脂层22可以分别作为独立的部分包括第一树脂层22a和第二树脂层22b。
应予说明，树脂层21和22也可以至少部分地包括布线图案3c1的表面并一体地设置于半导体元件11和12的两个正面上。由此，也能够缓和在半导体元件11和12的侧面产生的电场强度。在此，可以利用树脂层21和22覆盖整个引线15。另外，也可以在引线16与布线层3c的布线图案3c2的接合部以及引线17与布线图案3c3的接合部设置树脂层，覆盖布线图案3c2和3c3。在该情况下，树脂层21和22可以至少部分地包括布线图案3c1、3c2和3c3的表面并一体地设置于半导体元件11和12的两个正面上。在此，可以利用树脂层21和22覆盖整个引线15、16和17。通过覆盖整个引线，从而能够防止因振动等导致引线变形，能够减少在引线接合部产生的负荷，进一步提高可靠性。
凝胶填充材料23是用于密封半导体装置100的构成各部的部件，作为一个例子，可以使用硅凝胶。凝胶填充材料23是在壳体1内(基底基板1a上)配设绝缘基板3、半导体元件11和12、端子5、6和7、引线15、16和17以及树脂层21和22之后，填充于它们之上。此外，通过将罩2载置于壳体1的侧部上，从而将构成各部封入到壳体1内。应予说明，引线15、16和17的除了通过树脂层21和22覆盖的接合部以外的剩余的部分露出到凝胶填充材料23中。
在图2中示出半导体装置100的第一制造方法的流程。
在步骤S1中，安装半导体元件11和12。如图3所示，首先，借由焊锡等接合材料(未图示)将绝缘基板3配设于基底基板1a上(壳体1内)。接下来，借由焊锡等接合材料(未图示)将半导体元件11和12并排设置于绝缘基板3的布线层3c中的布线图案3c1上。接着，利用焊锡等接合材料(未图示)将端子5、6和7分别立设在布线图案3c1、3c2和3c3上。最后，通过使用回流焊炉将接合材料回流焊，从而在基底基板1a上接合绝缘基板3，在绝缘基板3的布线图案3c1上接合半导体元件11和12，在绝缘基板3的布线图案3c1、3c2和3c3上分别接合端子5、6和7的下端。
应予说明，回流焊炉在使用板状焊锡作为接合材料的情况下，在使用H2回流焊炉，在加入了助熔剂的焊锡的情况下，可以利用N2回流焊炉。另外，在使用焊锡作为接合材料的情况下，优选使用例如Sn-Ag-Cu系、Sn-Sb系、Sn-Sb-Ag系、Sn-Cu系、Sn-Sb-Ag-Cu系、Sn-Cu-Ni系、Sn-Ag系等无铅焊锡。
在步骤S2中，形成第一树脂层21a和22a。
如图4所示，例如利用喷墨涂布装置或分配(Dispenser)涂布装置将聚酰亚胺涂布于半导体元件11的正面的周边，并使其干燥，由此形成第一树脂层21a。利用第一树脂层21a覆盖半导体元件11的保护环11c。
同样地，将聚酰亚胺涂布于半导体元件12的正面的周边，并使其干燥，由此形成第一树脂层22a。利用第一树脂层22a覆盖半导体元件12的保护环12b。应予说明，步骤S2必须在后述的步骤S3中的引线接合之前(但是，无需紧接着引线接合进行)进行。
在步骤S3中，接合引线15、16和17。如图5所示，首先，将引线15的两端分别与半导体元件11的正面电极即发射极11a以及半导体元件12的正面电极即阳极12a接合。接下来，将引线16的两端分别与半导体元件11的正面电极即发射极11a以及布线图案3c2接合。最后，将引线17的两端分别与半导体元件11的正面电极即栅极11b以及布线图案3c3接合。
在步骤S4中，形成第二树脂层21b和22b。
如图6所示，例如利用分配涂布装置将聚酰亚胺涂布在半导体元件11的正面的中央，并使其干燥，从而形成第二树脂层21b。利用第二树脂层21b覆盖引线15和16与半导体元件11的发射极11a接合的接合部以及引线17与栅极11b接合的接合部。在此，可以以与形成于半导体元件11的正面的周边的第一树脂层21a至少部分重叠的方式涂布聚酰亚胺，从而与第一树脂层21a一体地形成第二树脂层21b而作为一体的树脂层21，也可以通过与第一树脂层21a不重叠地涂布，从而作为与第一树脂层21a独立的部分来形成第二树脂层21b。
同样地，通过将聚酰亚胺涂布于半导体元件12的正面的中央，并使其干燥而形成第二树脂层22b。利用第二树脂层22b覆盖引线15与半导体元件12的阳极12a接合的接合部。在此，可以通过与形成于半导体元件12的正面的周边的第一树脂层22a至少部分重叠地涂布聚酰亚胺，从而与第一树脂层22a一体地形成第二树脂层22b而作为一体的树脂层22，也可以通过与第一树脂层22a重叠地涂布，从而作为与第一树脂层22a独立的部分来形成第二树脂层22b。
应予说明，在之前的步骤S2中，在半导体元件11和12的正面的周边涂布聚酰亚胺而形成第一树脂层21a和22a之后，在步骤S4中，在半导体元件11的正面的中央，即第一树脂层21a和22a的内侧涂布聚酰亚胺而形成第二树脂层21b和22b，由此能够不发生聚酰亚胺越过第一树脂层21a和22a而涂布到半导体元件11和12的正面外的情况，另外能够以比第一树脂层21a和22a厚的厚度形成第二树脂层21b和22b。
在步骤S5中，利用凝胶填充材料23密封半导体装置100的构成各部。如图7所示，首先，将凝胶填充材料23填充到绝缘基板3、半导体元件11和12、端子5、6和7、引线15、16和17以及树脂层21和22之上。接下来，使端子5、6和7的上端通过罩2的开口2a而将罩2载置于壳体1的侧部上。最后，将罩2接合于壳体1。
应予说明，在第一制造方法中，利用分别不同的工序(即步骤S2和S4)在半导体元件11上形成第一树脂层21a和第二树脂层21b，同样地利用分别不同的工序(即步骤S2和S4)在半导体元件12上形成第一树脂层22a和第二树脂层22b，但也可以代替上述步骤，在相同的工序中，将第一树脂层21a和第二树脂层21b一体地，即作为一体的树脂层21形成在半导体元件11上，同样可以将第一树脂层22a和第二树脂层22b一体地，即作为一体的树脂层22形成在半导体元件12上。
在图8中示出半导体装置100的第二制造方法的流程。
在步骤S11中，安装半导体元件11和12。如图9所示，将绝缘基板3配设在基底基板1a上(壳体1内)，将半导体元件11和12并排设置在绝缘基板3的布线层3c中的布线图案3c1上，将端子5、6和7分别立设在布线图案3c1、3c2和3c3上。详细情况与之前的步骤S1相同。
在步骤S12中，接合引线15、16和17。如图10所示，将引线15的两端分别与半导体元件11的发射极11a和半导体元件12的阳极12a接合，将引线16的两端分别与半导体元件11的发射极11a和布线图案3c2接合，将引线17的两端分别与半导体元件11的栅极11b和布线图案3c3接合。详细情况与之前的步骤S3相同。
在步骤S13中，形成树脂层21和22。
如图11所示，例如利用分配涂布装置将聚酰亚胺涂布于半导体元件11的整个正面，并使其干燥，从而形成树脂层21。利用树脂层21覆盖引线15和16与半导体元件11的发射极11a接合的接合部以及引线17与栅极11b接合的接合部，并且覆盖半导体元件11的保护环11c。
同样地，将聚酰亚胺涂布于半导体元件12的整个正面，并使其干燥，从而形成树脂层22。利用树脂层22覆盖引线15与半导体元件12的阳极12a接合的接合部，并且覆盖半导体元件12的保护环12b。
在步骤S14中，利用凝胶填充材料23密封半导体装置100的构成各部。如图12所示，将凝胶填充材料23填充到壳体1内，将罩2载置在壳体1的侧部上并接合。详细情况与之前的步骤S5相同。
【实施例】
以下，举出实施例进一步具体说明本发明，但该实施例不限定本发明的范围。
《实施例1》
根据第二制造方法制造了半导体装置100。应予说明，作为绝缘基板3，使用厚度为1.0mm的绝缘板3a、厚度为0.2mm的金属层3b和布线层3c、布线层3c的端部与绝缘板3a的端部的间隔距离(边框长)为1.5mm以及金属层3b的端部与绝缘板3a的端部的间隔距离(边框长)为0.5mm的DENKA(デンカ，商标)AlN板(Al电路AlN基板，電気化学工業制)。另外，作为半导体元件11和12，使用Si半导体IGBT和SiC半导体SBD。另外，作为基底基板1a，使用AlSiC基板(電気化学工業制)。
另外，在步骤S11中，作为用于将半导体元件11和12接合在绝缘基板3上的接合材料，使用焊锡(Sn-8Sb-3Ag，日本ハンダ制颗粒)。另外，作为用于将绝缘基板3接合在基底基板1a上的接合材料，使用焊锡(Sn-40Pb，日本ハンダ制颗粒)。
另外，在步骤S12中，作为引线15、16和17，使用直径400μm的铝引线。
另外，在步骤S13中，作为涂布于半导体元件11和12的整个正面(即，正面的周边和中央这两方)的聚酰亚胺，使用UPIA(ユピア(注册商标)宇部興産制，玻璃化转变温度324℃)，作为分配涂布装置，使用SHOTMASTER((注册商标)武蔵エンジニアリング制)，以膜厚50μm进行涂布。
另外，在步骤S14中，作为凝胶填充材料23，使用了TSE3051SK(モメンティブ·パフォーマンス·マテリアルズ·ジャパン制)。另外，将该凝胶填充材料23填充到壳体1内，在100℃下加热1小时。另外，使用粘接剂将罩2接合在壳体1的侧部上。
《比较例1》
省略步骤S13而不形成树脂层21和22，除此以外，与实施例1同样地制造。
《比较例2》
将在步骤S13中使用的聚酰亚胺改变为CT4112A1(京セラケミカル制，玻璃化转变温度170℃)，除此以外，与实施例1同样地制造。
《比较例3》
在步骤S13中，仅在半导体元件11和12的正面的周边涂布聚酰亚胺，利用树脂层(相当于第一树脂层21a和22a)仅覆盖保护环11c和12b，除此以外，与实施例1同样地制造。
《比较例4》
在步骤S13中，仅在半导体元件11和12的正面的中央涂布聚酰亚胺，利用树脂层仅覆盖引线15、16和17的接合部，除此以外，与实施例1同样地制造。
《比较例5》
将树脂层的膜厚设为8μm，除此以外，与实施例1同样地制造。
《评价》
对于实施例1和比较例1～4的各半导体装置，使用施加试验装置(CS-5400，岩通制)，在150℃的温度下进行施加反向偏压3.3kV的试验，评价在半导体装置中，特别是在半导体元件12与凝胶填充材料23的界面发生绝缘破坏的台数(称为破坏台数)。应予说明，该破坏台数体现半导体装置的绝缘耐压。另外，进行温度25℃和150℃下的功率循环评价(芯片结温为150℃)，评价热阻的变化率超过20％的功率循环数(称为功率循环耐量)。绝缘耐压越高(即，破坏台数少)且功率循环耐量越高(即，功率循环数大)意味着可靠性越高。
【表1】
对于实施例1的半导体装置，评价为：通过加压试验得到的破坏台数为每100台的半导体装置为0台，功率循环数为30万次循环。判断如下：使用玻璃化转变温度为200度以上的聚酰亚胺在半导体元件12的整个正面形成树脂层22，首先，由于对保护环12b进行了保护，因此半导体元件12的正面与凝胶填充材料23之间的电场强度的集中得到缓和，绝缘耐压得到提高，此外，由于对引线15的接合部进行了保护，因此抑制了半导体元件12的电极膜的劣化和引线裂纹的产生，功率循环耐量得到提高。
对于比较例1的半导体装置，评价为：通过加压试验得到的破坏台数为每100台的半导体装置为6台，功率循环数为15万次循环。该评价表明了，由于在半导体元件12的正面未形成树脂层22，保护环12b未得到保护，所以在半导体元件12的正面与凝胶填充材料23的界面电场集中而产生绝缘破坏，另外，由于引线15与阳极12a接合的接合部未得到保护，所以发生了电极膜的劣化和/或产生引线裂纹。
对于比较例2的半导体装置，评价为：通过加压试验得到的破坏台数为每100台的半导体装置为2台，功率循环数为20万循环。相对于在半导体元件12的表面未形成树脂层22且保护环12b和引线15的接合部均未得到保护的比较例1，绝缘耐压和功率循环耐量均提高。但是，其程度明显小于实施例1的半导体装置。该评价表明了，通过使用相对于在实施例1的半导体装置中使用的聚酰亚胺而玻璃化转变温度更低的聚酰亚胺来形成树脂层22，从而在加压试验和功率循环评价的温度下，树脂层22的物理性质发生变化，无法充分保护保护环12b和引线15的接合部。
对于比较例3的半导体装置，评价为：通过加压试验得到的破坏台数与实施例1同样为每100台的半导体装置为0台，但是，功率循环数为15万循环。该评价表明了，与比较例1同样地由于在半导体元件12的正面的中央未形成树脂层22，引线15与阳极12a接合的接合部未得到保护，所以发生电极膜的劣化和/或产生引线裂纹。
对于比较例4的半导体装置，评价为：功率循环数与实施例1同样为30万循环，但是，通过加压试验得到的破坏台数为每100台的半导体装置为6台。该评价表明了，与比较例1同样地由于在半导体元件12的表面的周边未形成树脂层22，保护环12b未得到保护，所以在半导体元件12的表面与凝胶填充材料23的界面电场集中而产生绝缘破坏。
对于比较例5的半导体装置，评价为：功率循环数与实施例1同样地为30万循环，但是，通过加压试验得到的破坏台数为每100台的半导体装置为4台。该评价表明了，由于树脂层22的膜厚薄至8μm，所以并未发挥较好的电场缓和的效果。
根据以上的评价，本实施方式的半导体装置100通过使用树脂层对搭载于其上的半导体元件的电极与引线的接合部进行保护，从而确保半导体装置的可靠性，并且，通过使用树脂层保护半导体元件的保护环，从而能够提高半导体装置的耐压性。
应予说明，在本实施方式的半导体装置100中，半导体元件11不限于由Si半导体构成的Si半导体器件，另外，半导体元件12不限于由SiC半导体构成的SiC半导体器件，也可以是由任意的半导体构成的半导体器件。另外，半导体元件11和12可以是单一的半导体器件或者任意数目的半导体器件的组合。
以上，使用实施方式说明了本发明，但本发明的技术的范围不限于上述实施方式中记载的范围。本领域技术人员会明白可以对上述实施方式进行各种变更或改良。根据权利要求书的记载可知，对上述实施方式进行的各种变更或改良的方式显然也包括在本发明的技术方案内。
应当注意的是，在权利要求书、说明书和附图中所示的装置、系统、程序和方法中的动作、顺序、步骤和步骤等各处理的执行顺序并未特别明确“在……之前”、“事先”等，另外，只要不是后续处理中需要使用之前处理的结果，就可以按任意顺序实现。方便起见，对权利要求书、说明书和附图中的动作流程使用“首先”、“接下来”等进行说明，也不表示一定要按照该顺序实施。

Claims (13)

1.一种半导体装置，其特征在于，具备：
第一半导体元件，其具有第一正面电极和第一保护环；
第二半导体元件，其具有第二正面电极和第二保护环；
第一引线，其与所述第一正面电极接合；
第二引线，其与所述第二正面电极接合；
第一树脂层，其覆盖所述第一保护环和所述第二保护环中的至少一个；以及
凝胶填充材料，其密封所述第一半导体元件和所述第二半导体元件、所述第一引线和所述第二引线、以及所述第一树脂层。
2.根据权利要求1所述的半导体装置，其特征在于，还具备：
第二树脂层，其覆盖所述第一正面电极与所述第一引线的第一接合部，以及所述第二正面电极与第二引线的所述第二接合部中的至少一个接合部。
3.根据权利要求1所述的半导体装置，其特征在于，所述第一树脂层包括聚酰亚胺。
4.根据权利要求3所述的半导体装置，其特征在于，所述聚酰亚胺的玻璃化转变温度为200℃以上。
5.根据权利要求1所述的半导体装置，其特征在于，所述第一树脂层的厚度为10μm～50μm。
6.根据权利要求2所述的半导体装置，其特征在于，所述第二树脂层的厚度为10μm～50μm。
7.根据权利要求1所述的半导体装置，其特征在于，所述凝胶填充材料包括硅凝胶。
8.根据权利要求1所述的半导体装置，其特征在于，所述第一半导体元件为SiC半导体元件，
所述第二半导体元件为Si半导体元件或SiC半导体元件。
9.根据权利要求1～7中任一项记载的半导体装置，其特征在于，所述半导体装置还具备：
基板，其搭载所述第一半导体元件和所述第二半导体元件；以及
壳体，其在内部空间配设有所述第一半导体元件、所述第二半导体元件、所述基板、所述第一引线、第二引线和所述第一树脂层，且在该内部空间填充有所述凝胶填充材料。
10.一种半导体装置的制造方法，其特征在于，具备：
将第一引线接合到具有第一正面电极的第一半导体元件的所述第一正面电极的步骤；
形成覆盖所述第一正面电极与所述第一引线的第一接合部的第二树脂层的步骤；以及
利用凝胶填充材料密封所述第一半导体元件、所述第一引线和所述第二树脂层的步骤。
11.根据权利要求10所述的制造方法，其特征在于，还具备：形成覆盖位于所述第一半导体元件的正面的边缘部的保护环并与所述第二树脂层一体或分开的第一树脂层的步骤。
12.根据权利要求11所述的制造方法，其特征在于，在形成所述第一树脂层的步骤中，在将第一引线接合到所述第一半导体元件的第一正面电极之前形成所述第一树脂层。
13.根据权利要求11或12所述的制造方法，其特征在于，在形成所述第一树脂层的步骤中，利用喷墨涂布装置涂布覆盖所述保护环的树脂来形成所述第一树脂层，
在形成所述第二树脂层的步骤中，利用分配涂布装置涂布覆盖所述第一半导体元件的正面中的所述引线的接合部的树脂以形成所述第二树脂层。
CN201611233908.2A 2016-02-17 2016-12-28 半导体装置及其制造方法 Active CN107093587B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2016027946A JP6711001B2 (ja) 2016-02-17 2016-02-17 半導体装置及び製造方法
JP2016-027946 2016-02-17

Publications (2)

Publication Number Publication Date
CN107093587A true CN107093587A (zh) 2017-08-25
CN107093587B CN107093587B (zh) 2022-04-01

Family

ID=59410609

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201611233908.2A Active CN107093587B (zh) 2016-02-17 2016-12-28 半导体装置及其制造方法

Country Status (4)

Country Link
US (1) US10418359B2 (zh)
JP (1) JP6711001B2 (zh)
CN (1) CN107093587B (zh)
DE (1) DE102017200013A1 (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109188232A (zh) * 2018-09-06 2019-01-11 河北工业大学 一种igbt模块状态评估与剩余寿命预测模型的构建方法
CN112864141A (zh) * 2021-01-10 2021-05-28 深圳基本半导体有限公司 半导体器件结构，制备方法及电子设备

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20210066155A1 (en) * 2019-08-30 2021-03-04 Intel Corporation Microelectronics package comprising a package-on-package (pop) architecture with inkjet barrier material for controlling bondline thickness and pop adhesive keep out zone
WO2021157024A1 (ja) 2020-02-06 2021-08-12 三菱電機株式会社 半導体モジュール及び電力変換装置
US11121048B1 (en) 2020-03-12 2021-09-14 Infineon Technologies Americas Corp. System and method for a device package
JP7410822B2 (ja) * 2020-08-20 2024-01-10 株式会社 日立パワーデバイス 半導体パワーモジュールおよび半導体パワーモジュールの製造方法
CN112996235B (zh) * 2021-02-10 2022-09-27 武汉天马微电子有限公司 一种柔性电路板、显示面板及绝缘膜
DE112021004170T5 (de) 2021-04-28 2023-05-17 Fuji Electric Co., Ltd. Halbleitervorrichtung
US20230369177A1 (en) * 2022-05-10 2023-11-16 Infineon Technologies Ag Molded semiconductor package having an embedded inlay

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004165281A (ja) * 2002-11-11 2004-06-10 Mitsubishi Electric Corp モールド樹脂封止型パワー半導体装置及びその製造方法
US20050202590A1 (en) * 2004-03-11 2005-09-15 Siliconware Precision Industries Co., Ltd. Wafer level semiconductor package with build-up layer and method for fabricating the same
CN101933139A (zh) * 2007-12-20 2010-12-29 爱信艾达株式会社 半导体装置及其制造方法
US20110266701A1 (en) * 2007-06-26 2011-11-03 Micron Technology, Inc. Novel build-up package for integrated circuit devices, and methods of making same
CN102623428A (zh) * 2011-07-04 2012-08-01 三菱电机株式会社 半导体模块
US20130203215A1 (en) * 2012-02-08 2013-08-08 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging Methods for Semiconductor Devices
JP2013191716A (ja) * 2012-03-14 2013-09-26 Hitachi Ltd ＳｉＣ素子搭載パワー半導体モジュール
CN104054173A (zh) * 2012-01-25 2014-09-17 三菱电机株式会社 功率用半导体装置
WO2016016970A1 (ja) * 2014-07-30 2016-02-04 株式会社日立製作所 半導体装置、半導体装置の製造方法および電力変換装置

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004095670A (ja) 2002-08-29 2004-03-25 Toshiba Corp 半導体装置
US9804039B2 (en) * 2012-04-27 2017-10-31 Cameron International Corporation System and method for position monitoring using ultrasonic sensor
KR102352237B1 (ko) * 2014-10-23 2022-01-18 삼성전자주식회사 팬 아웃 웨이퍼 레벨 패키지의 제조 방법 및 그의 구조

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004165281A (ja) * 2002-11-11 2004-06-10 Mitsubishi Electric Corp モールド樹脂封止型パワー半導体装置及びその製造方法
US20050202590A1 (en) * 2004-03-11 2005-09-15 Siliconware Precision Industries Co., Ltd. Wafer level semiconductor package with build-up layer and method for fabricating the same
US20110266701A1 (en) * 2007-06-26 2011-11-03 Micron Technology, Inc. Novel build-up package for integrated circuit devices, and methods of making same
CN101933139A (zh) * 2007-12-20 2010-12-29 爱信艾达株式会社 半导体装置及其制造方法
CN102623428A (zh) * 2011-07-04 2012-08-01 三菱电机株式会社 半导体模块
CN104054173A (zh) * 2012-01-25 2014-09-17 三菱电机株式会社 功率用半导体装置
US20130203215A1 (en) * 2012-02-08 2013-08-08 Taiwan Semiconductor Manufacturing Company, Ltd. Packaging Methods for Semiconductor Devices
JP2013191716A (ja) * 2012-03-14 2013-09-26 Hitachi Ltd ＳｉＣ素子搭載パワー半導体モジュール
WO2016016970A1 (ja) * 2014-07-30 2016-02-04 株式会社日立製作所 半導体装置、半導体装置の製造方法および電力変換装置

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109188232A (zh) * 2018-09-06 2019-01-11 河北工业大学 一种igbt模块状态评估与剩余寿命预测模型的构建方法
CN109188232B (zh) * 2018-09-06 2021-04-27 河北工业大学 一种igbt模块状态评估与剩余寿命预测模型的构建方法
CN112864141A (zh) * 2021-01-10 2021-05-28 深圳基本半导体有限公司 半导体器件结构，制备方法及电子设备

Also Published As

Publication number Publication date
US10418359B2 (en) 2019-09-17
JP6711001B2 (ja) 2020-06-17
DE102017200013A1 (de) 2017-08-17
CN107093587B (zh) 2022-04-01
JP2017147327A (ja) 2017-08-24
US20170236819A1 (en) 2017-08-17

Similar Documents

Publication Publication Date Title
CN107093587A (zh) 半导体装置及其制造方法
US10483216B2 (en) Power module and fabrication method for the same
US8018047B2 (en) Power semiconductor module including a multilayer substrate
US9171773B2 (en) Semiconductor device
US9437516B2 (en) Chip-embedded packages with backside die connection
US9129931B2 (en) Power semiconductor module and power unit device
US20140334203A1 (en) Power converter and method for manufacturing power converter
US9000580B2 (en) Power semiconductor module with pressed baseplate and method for producing a power semiconductor module with pressed baseplate
WO2014174854A1 (ja) 半導体装置
US11830856B2 (en) Semiconductor package and related methods
US9520369B2 (en) Power module and method of packaging the same
CN103035601A (zh) 在烧结银层上包括扩散焊接层的半导体器件
EP3157053B1 (en) Power module
US10147707B2 (en) Semiconductor device
US9728484B2 (en) Power module package and method for manufacturing the same
US11972997B2 (en) Semiconductor device
US10192811B2 (en) Power semiconductor device
JP2008004873A (ja) 半導体装置
US20170084521A1 (en) Semiconductor package structure
US20130112993A1 (en) Semiconductor device and wiring substrate
US20150237718A1 (en) Power semiconductor device
US20170194296A1 (en) Semiconductor module
US10283430B2 (en) Power semiconductor device and method for manufacturing same
JP2015023226A (ja) ワイドギャップ半導体装置
JP6248803B2 (ja) パワー半導体モジュール

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant