CN100546024C - 具有对角方向线路的半导体集成电路器件及其布置方法 - Google Patents
具有对角方向线路的半导体集成电路器件及其布置方法 Download PDFInfo
- Publication number
- CN100546024C CN100546024C CNB2007101291837A CN200710129183A CN100546024C CN 100546024 C CN100546024 C CN 100546024C CN B2007101291837 A CNB2007101291837 A CN B2007101291837A CN 200710129183 A CN200710129183 A CN 200710129183A CN 100546024 C CN100546024 C CN 100546024C
- Authority
- CN
- China
- Prior art keywords
- circuit
- diagonal angle
- quadrature
- grid
- path
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/394—Routing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Abstract
Description
Claims (9)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003181108A JP4245418B2 (ja) | 2003-06-25 | 2003-06-25 | 斜め方向配線を有する半導体集積回路装置及びそのレイアウト方法 |
JP181108/2003 | 2003-06-25 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2004100348868A Division CN100378989C (zh) | 2003-06-25 | 2004-04-15 | 具有对角方向线路的半导体集成电路器件及其布置方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101097902A CN101097902A (zh) | 2008-01-02 |
CN100546024C true CN100546024C (zh) | 2009-09-30 |
Family
ID=33535193
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2004100348868A Expired - Fee Related CN100378989C (zh) | 2003-06-25 | 2004-04-15 | 具有对角方向线路的半导体集成电路器件及其布置方法 |
CNB2007101291837A Expired - Fee Related CN100546024C (zh) | 2003-06-25 | 2004-04-15 | 具有对角方向线路的半导体集成电路器件及其布置方法 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2004100348868A Expired - Fee Related CN100378989C (zh) | 2003-06-25 | 2004-04-15 | 具有对角方向线路的半导体集成电路器件及其布置方法 |
Country Status (4)
Country | Link |
---|---|
US (4) | US7023094B2 (zh) |
JP (1) | JP4245418B2 (zh) |
CN (2) | CN100378989C (zh) |
TW (1) | TWI238494B (zh) |
Families Citing this family (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4245418B2 (ja) * | 2003-06-25 | 2009-03-25 | 富士通マイクロエレクトロニクス株式会社 | 斜め方向配線を有する半導体集積回路装置及びそのレイアウト方法 |
US7332817B2 (en) * | 2004-07-20 | 2008-02-19 | Intel Corporation | Die and die-package interface metallization and bump design and arrangement |
JP4801333B2 (ja) * | 2004-07-23 | 2011-10-26 | パナソニック株式会社 | 電源配線構造および該電源配線構造を備えた半導体集積回路 |
JP4316469B2 (ja) * | 2004-10-15 | 2009-08-19 | 株式会社東芝 | 自動設計装置 |
JP4936659B2 (ja) * | 2004-12-27 | 2012-05-23 | 株式会社東芝 | 半導体装置の製造方法 |
JP4488926B2 (ja) * | 2005-02-21 | 2010-06-23 | 株式会社東芝 | マスクパターンデータ形成方法、フォトマスク、及び半導体デバイスの製造方法 |
JP2007081220A (ja) * | 2005-09-15 | 2007-03-29 | Matsushita Electric Ind Co Ltd | 半導体集積回路およびそのレイアウト設計方法 |
US8125610B2 (en) * | 2005-12-02 | 2012-02-28 | ASML Metherlands B.V. | Method for preventing or reducing contamination of an immersion type projection apparatus and an immersion type lithographic apparatus |
US9035359B2 (en) | 2006-03-09 | 2015-05-19 | Tela Innovations, Inc. | Semiconductor chip including region including linear-shaped conductive structures forming gate electrodes and having electrical connection areas arranged relative to inner region between transistors of different types and associated methods |
US8653857B2 (en) | 2006-03-09 | 2014-02-18 | Tela Innovations, Inc. | Circuitry and layouts for XOR and XNOR logic |
US7446352B2 (en) | 2006-03-09 | 2008-11-04 | Tela Innovations, Inc. | Dynamic array architecture |
US7763534B2 (en) | 2007-10-26 | 2010-07-27 | Tela Innovations, Inc. | Methods, structures and designs for self-aligning local interconnects used in integrated circuits |
US9009641B2 (en) | 2006-03-09 | 2015-04-14 | Tela Innovations, Inc. | Circuits with linear finfet structures |
US8658542B2 (en) | 2006-03-09 | 2014-02-25 | Tela Innovations, Inc. | Coarse grid design methods and structures |
US9230910B2 (en) | 2006-03-09 | 2016-01-05 | Tela Innovations, Inc. | Oversized contacts and vias in layout defined by linearly constrained topology |
US7908578B2 (en) | 2007-08-02 | 2011-03-15 | Tela Innovations, Inc. | Methods for designing semiconductor device with dynamic array section |
US8448102B2 (en) | 2006-03-09 | 2013-05-21 | Tela Innovations, Inc. | Optimizing layout of irregular structures in regular layout context |
US9563733B2 (en) | 2009-05-06 | 2017-02-07 | Tela Innovations, Inc. | Cell circuit and layout with linear finfet structures |
US8541879B2 (en) | 2007-12-13 | 2013-09-24 | Tela Innovations, Inc. | Super-self-aligned contacts and method for making the same |
US8839175B2 (en) | 2006-03-09 | 2014-09-16 | Tela Innovations, Inc. | Scalable meta-data objects |
US7956421B2 (en) | 2008-03-13 | 2011-06-07 | Tela Innovations, Inc. | Cross-coupled transistor layouts in restricted gate level layout architecture |
US7721235B1 (en) * | 2006-06-28 | 2010-05-18 | Cadence Design Systems, Inc. | Method and system for implementing edge optimization on an integrated circuit design |
US8667443B2 (en) | 2007-03-05 | 2014-03-04 | Tela Innovations, Inc. | Integrated circuit cell library for multiple patterning |
KR101395060B1 (ko) | 2007-09-18 | 2014-05-15 | 삼성전자주식회사 | 라인 패턴들을 포함하는 반도체 소자 |
JP2009169366A (ja) | 2008-01-21 | 2009-07-30 | Nec Electronics Corp | レチクル、配線およびビアのレイアウト方法、および半導体装置の製造方法 |
US8453094B2 (en) | 2008-01-31 | 2013-05-28 | Tela Innovations, Inc. | Enforcement of semiconductor structure regularity for localized transistors and interconnect |
US7939443B2 (en) | 2008-03-27 | 2011-05-10 | Tela Innovations, Inc. | Methods for multi-wire routing and apparatus implementing same |
SG192532A1 (en) | 2008-07-16 | 2013-08-30 | Tela Innovations Inc | Methods for cell phasing and placement in dynamic array architecture and implementation of the same |
US9122832B2 (en) | 2008-08-01 | 2015-09-01 | Tela Innovations, Inc. | Methods for controlling microloading variation in semiconductor wafer layout and fabrication |
JP2011014576A (ja) * | 2009-06-30 | 2011-01-20 | Renesas Electronics Corp | 半導体チップ、半導体ウエハ、及び半導体チップの製造方法 |
US8661392B2 (en) | 2009-10-13 | 2014-02-25 | Tela Innovations, Inc. | Methods for cell boundary encroachment and layouts implementing the Same |
US9159627B2 (en) | 2010-11-12 | 2015-10-13 | Tela Innovations, Inc. | Methods for linewidth modification and apparatus implementing the same |
FR2978613A1 (fr) * | 2011-07-26 | 2013-02-01 | Commissariat Energie Atomique | Procede de realisation d'un reseau de vias et circuit integre comprenant un tel reseau de vias |
JP5779145B2 (ja) * | 2012-06-28 | 2015-09-16 | 株式会社Screenホールディングス | 配線データの生成装置、生成方法、そのプログラム、および描画装置 |
JP6321512B2 (ja) * | 2014-09-29 | 2018-05-09 | 株式会社Screenホールディングス | 配線データの生成装置、生成方法、および描画システム |
US10743409B1 (en) * | 2019-06-24 | 2020-08-11 | Innolux Corporation | Wiring structure and electronic device |
US11901286B2 (en) | 2021-01-28 | 2024-02-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Diagonal via pattern and method |
CN113419485B (zh) * | 2021-06-25 | 2022-07-15 | 吉安砺芯半导体有限责任公司 | 定位打孔方法、设备、存储介质及装置 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6262487B1 (en) * | 1998-06-23 | 2001-07-17 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit device, semiconductor integrated circuit wiring method, and cell arranging method |
CN1308369A (zh) * | 1999-11-17 | 2001-08-15 | 株式会社东芝 | 设计方法、掩模组、集成电路及其制造方法和存储介质 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62120042A (ja) | 1985-11-20 | 1987-06-01 | Fujitsu Ltd | 自動配線方式 |
JP3964575B2 (ja) | 1998-06-23 | 2007-08-22 | 株式会社東芝 | 半導体集積回路装置、半導体集積回路配線方法およびセル配置方法 |
US6957410B2 (en) * | 2000-12-07 | 2005-10-18 | Cadence Design Systems, Inc. | Method and apparatus for adaptively selecting the wiring model for a design region |
JP2002312414A (ja) | 2001-04-13 | 2002-10-25 | Toshiba Corp | 半導体集積回路装置のレイアウト設計システム、配線設計方法、配線設計プログラム及び半導体集積回路装置の製造方法 |
US6745379B2 (en) * | 2001-08-23 | 2004-06-01 | Cadence Design Systems, Inc. | Method and apparatus for identifying propagation for routes with diagonal edges |
JP4245418B2 (ja) * | 2003-06-25 | 2009-03-25 | 富士通マイクロエレクトロニクス株式会社 | 斜め方向配線を有する半導体集積回路装置及びそのレイアウト方法 |
-
2003
- 2003-06-25 JP JP2003181108A patent/JP4245418B2/ja not_active Expired - Fee Related
-
2004
- 2004-02-18 TW TW093103958A patent/TWI238494B/zh not_active IP Right Cessation
- 2004-03-16 US US10/800,659 patent/US7023094B2/en active Active
- 2004-04-15 CN CNB2004100348868A patent/CN100378989C/zh not_active Expired - Fee Related
- 2004-04-15 CN CNB2007101291837A patent/CN100546024C/zh not_active Expired - Fee Related
-
2006
- 2006-01-25 US US11/338,822 patent/US7183659B2/en not_active Expired - Lifetime
- 2006-01-25 US US11/338,775 patent/US7226855B2/en not_active Expired - Fee Related
-
2007
- 2007-01-16 US US11/653,261 patent/US7393775B2/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6262487B1 (en) * | 1998-06-23 | 2001-07-17 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit device, semiconductor integrated circuit wiring method, and cell arranging method |
CN1308369A (zh) * | 1999-11-17 | 2001-08-15 | 株式会社东芝 | 设计方法、掩模组、集成电路及其制造方法和存储介质 |
Also Published As
Publication number | Publication date |
---|---|
US20060118966A1 (en) | 2006-06-08 |
JP2005019604A (ja) | 2005-01-20 |
US7226855B2 (en) | 2007-06-05 |
US7023094B2 (en) | 2006-04-04 |
CN101097902A (zh) | 2008-01-02 |
TW200501322A (en) | 2005-01-01 |
CN100378989C (zh) | 2008-04-02 |
US20060118967A1 (en) | 2006-06-08 |
CN1577834A (zh) | 2005-02-09 |
JP4245418B2 (ja) | 2009-03-25 |
US20040262640A1 (en) | 2004-12-30 |
US7183659B2 (en) | 2007-02-27 |
TWI238494B (en) | 2005-08-21 |
US7393775B2 (en) | 2008-07-01 |
US20070117231A1 (en) | 2007-05-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100546024C (zh) | 具有对角方向线路的半导体集成电路器件及其布置方法 | |
TWI794255B (zh) | 積體電路設計及(或)製造 | |
US6305000B1 (en) | Placement of conductive stripes in electronic circuits to satisfy metal density requirements | |
US7444609B2 (en) | Method of optimizing customizable filler cells in an integrated circuit physical design process | |
JP3964575B2 (ja) | 半導体集積回路装置、半導体集積回路配線方法およびセル配置方法 | |
JP3806016B2 (ja) | 半導体集積回路 | |
US8245172B2 (en) | Methods and apparatus for defining Manhattan power grid structures having a reduced number of vias | |
JP2001127161A (ja) | 集積回路 | |
US7086024B2 (en) | Methods and apparatus for defining power grid structures having diagonal stripes | |
US8823173B2 (en) | Semiconductor device having plurality of wiring layers and designing method thereof | |
JP2006202824A (ja) | 半導体集積回路、レイアウト方法、レイアウト装置及びレイアウトプログラム | |
JP4350886B2 (ja) | ダミーパターンの配置方法、半導体装置を製造する方法及びcadシステム | |
JP2007250933A (ja) | 半導体集積回路およびそのレイアウト設計方法 | |
US20060097395A1 (en) | Integrated circuit design for routing an electrical connection | |
JP4627621B2 (ja) | 半導体集積回路 | |
TWI248192B (en) | Semiconductor integrated circuit and its manufacturing method | |
JP3485311B2 (ja) | ダミーパターンレイアウト方法 | |
JP4494537B2 (ja) | スタンダードセル方式の半導体集積回路の配線設計方法 | |
JP4535311B2 (ja) | 半導体装置の配線構造 | |
JPH06349947A (ja) | 半導体集積回路装置のマスクパターン設計方法および設計装置 | |
JPS62248237A (ja) | 集積回路チツプ | |
JP3123953B2 (ja) | 半導体集積回路のレイアウト方法 | |
JP2004200356A (ja) | 半導体集積回路及びその設計方法 | |
JP2001291776A (ja) | 配置配線装置およびlsiのレイアウト方法 | |
JPH03265158A (ja) | 半導体マクロセルの自動作成方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20081212 Address after: Tokyo, Japan Applicant after: Fujitsu Microelectronics Ltd. Address before: Kanagawa, Japan Applicant before: Fujitsu Ltd. |
|
ASS | Succession or assignment of patent right |
Owner name: FUJITSU MICROELECTRONICS CO., LTD. Free format text: FORMER OWNER: FUJITSU LIMITED Effective date: 20081212 |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C56 | Change in the name or address of the patentee |
Owner name: FUJITSU SEMICONDUCTORS CO., LTD Free format text: FORMER NAME: FUJITSU MICROELECTRON CO., LTD. |
|
CP01 | Change in the name or title of a patent holder |
Address after: Kanagawa Patentee after: FUJITSU MICROELECTRONICS Ltd. Address before: Kanagawa Patentee before: Fujitsu Microelectronics Ltd. |
|
CP02 | Change in the address of a patent holder |
Address after: Kanagawa Patentee after: Fujitsu Microelectronics Ltd. Address before: Tokyo, Japan Patentee before: Fujitsu Microelectronics Ltd. |
|
ASS | Succession or assignment of patent right |
Owner name: SUOSI FUTURE CO., LTD. Free format text: FORMER OWNER: FUJITSU SEMICONDUCTOR CO., LTD. Effective date: 20150526 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20150526 Address after: Kanagawa Patentee after: SOCIONEXT Inc. Address before: Kanagawa Patentee before: FUJITSU MICROELECTRONICS Ltd. |
|
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20090930 Termination date: 20210415 |