CH655202A5 - Verfahren zur herstellung einer halbleiteranordnung. - Google Patents
Verfahren zur herstellung einer halbleiteranordnung. Download PDFInfo
- Publication number
- CH655202A5 CH655202A5 CH2735/81A CH273581A CH655202A5 CH 655202 A5 CH655202 A5 CH 655202A5 CH 2735/81 A CH2735/81 A CH 2735/81A CH 273581 A CH273581 A CH 273581A CH 655202 A5 CH655202 A5 CH 655202A5
- Authority
- CH
- Switzerland
- Prior art keywords
- layer
- region
- epitaxial layer
- conductivity type
- buried
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims description 16
- 238000004519 manufacturing process Methods 0.000 title claims description 12
- 239000010410 layer Substances 0.000 claims description 140
- 238000009792 diffusion process Methods 0.000 claims description 43
- 239000000758 substrate Substances 0.000 claims description 30
- 238000000034 method Methods 0.000 claims description 24
- 230000005669 field effect Effects 0.000 claims description 20
- 239000002019 doping agent Substances 0.000 claims description 17
- 229910052710 silicon Inorganic materials 0.000 claims description 15
- 239000010703 silicon Substances 0.000 claims description 15
- 229910052796 boron Inorganic materials 0.000 claims description 14
- -1 Boron ions Chemical class 0.000 claims description 10
- 229910052698 phosphorus Inorganic materials 0.000 claims description 9
- 239000011574 phosphorus Substances 0.000 claims description 9
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 claims description 8
- 230000000295 complement effect Effects 0.000 claims description 8
- 238000002513 implantation Methods 0.000 claims description 8
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 7
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 5
- 239000002344 surface layer Substances 0.000 claims description 4
- 241000557626 Corvus corax Species 0.000 claims 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 13
- 229910052751 metal Inorganic materials 0.000 description 8
- 239000002184 metal Substances 0.000 description 8
- 229920002120 photoresistant polymer Polymers 0.000 description 8
- 230000003247 decreasing effect Effects 0.000 description 5
- 230000000694 effects Effects 0.000 description 5
- 230000003647 oxidation Effects 0.000 description 5
- 238000007254 oxidation reaction Methods 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 238000005530 etching Methods 0.000 description 4
- 150000002500 ions Chemical class 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 239000000126 substance Substances 0.000 description 4
- 230000007704 transition Effects 0.000 description 4
- 239000000370 acceptor Substances 0.000 description 3
- 238000010438 heat treatment Methods 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 238000012856 packing Methods 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 239000012190 activator Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- 239000002775 capsule Substances 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/761—PN junctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
- H01L21/2205—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities from the substrate during epitaxy, e.g. autodoping; Preventing or using autodoping
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/124—Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
- H10D62/125—Shapes of junctions between the regions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
- H10D84/017—Manufacturing their source or drain regions, e.g. silicided source or drain regions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
- H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
- H10D84/85—Complementary IGFETs, e.g. CMOS
- H10D84/859—Complementary IGFETs, e.g. CMOS comprising both N-type and P-type wells, e.g. twin-tub
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Element Separation (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Bipolar Transistors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| NLAANVRAGE8002492,A NL186662C (nl) | 1980-04-29 | 1980-04-29 | Werkwijze ter vervaardiging van een halfgeleiderinrichting. |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CH655202A5 true CH655202A5 (de) | 1986-03-27 |
Family
ID=19835227
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CH2735/81A CH655202A5 (de) | 1980-04-29 | 1981-04-27 | Verfahren zur herstellung einer halbleiteranordnung. |
Country Status (11)
| Country | Link |
|---|---|
| US (1) | US4466171A (enExample) |
| JP (1) | JPS571260A (enExample) |
| AU (1) | AU544817B2 (enExample) |
| CA (1) | CA1165012A (enExample) |
| CH (1) | CH655202A5 (enExample) |
| DE (1) | DE3116268C2 (enExample) |
| FR (1) | FR2481518A1 (enExample) |
| GB (1) | GB2075257B (enExample) |
| IE (1) | IE51323B1 (enExample) |
| IT (1) | IT1137566B (enExample) |
| NL (1) | NL186662C (enExample) |
Families Citing this family (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| NL8104862A (nl) * | 1981-10-28 | 1983-05-16 | Philips Nv | Halfgeleiderinrichting, en werkwijze ter vervaardiging daarvan. |
| DE3149185A1 (de) * | 1981-12-11 | 1983-06-23 | Siemens AG, 1000 Berlin und 8000 München | Verfahren zur herstellung benachbarter mit dotierstoffionen implantierter wannen bei der herstellung von hochintegrierten komplementaeren mos-feldeffekttransistorschaltungen |
| JPS5994861A (ja) * | 1982-11-24 | 1984-05-31 | Hitachi Ltd | 半導体集積回路装置及びその製造方法 |
| NL188923C (nl) * | 1983-07-05 | 1992-11-02 | Philips Nv | Werkwijze ter vervaardiging van een halfgeleiderinrichting. |
| US4683488A (en) * | 1984-03-29 | 1987-07-28 | Hughes Aircraft Company | Latch-up resistant CMOS structure for VLSI including retrograded wells |
| US4554726A (en) * | 1984-04-17 | 1985-11-26 | At&T Bell Laboratories | CMOS Integrated circuit technology utilizing dual implantation of slow and fast diffusing donor ions to form the n-well |
| US4727044A (en) | 1984-05-18 | 1988-02-23 | Semiconductor Energy Laboratory Co., Ltd. | Method of making a thin film transistor with laser recrystallized source and drain |
| US4677739A (en) * | 1984-11-29 | 1987-07-07 | Texas Instruments Incorporated | High density CMOS integrated circuit manufacturing process |
| US4578128A (en) * | 1984-12-03 | 1986-03-25 | Ncr Corporation | Process for forming retrograde dopant distributions utilizing simultaneous outdiffusion of dopants |
| JPH0648716B2 (ja) * | 1985-11-30 | 1994-06-22 | ヤマハ株式会社 | 集積回路装置の製法 |
| DE3765844D1 (de) * | 1986-06-10 | 1990-12-06 | Siemens Ag | Verfahren zum herstellen von hochintegrierten komplementaeren mos-feldeffekttransistorschaltungen. |
| US4743563A (en) * | 1987-05-26 | 1988-05-10 | Motorola, Inc. | Process of controlling surface doping |
| US4728619A (en) * | 1987-06-19 | 1988-03-01 | Motorola, Inc. | Field implant process for CMOS using germanium |
| JPH01161752A (ja) * | 1987-12-18 | 1989-06-26 | Toshiba Corp | 半導体装置製造方法 |
| US4925806A (en) * | 1988-03-17 | 1990-05-15 | Northern Telecom Limited | Method for making a doped well in a semiconductor substrate |
| US5181094A (en) * | 1988-09-29 | 1993-01-19 | Mitsubishi Denki Kabushiki Kaisha | Complementary semiconductor device having improved device isolating region |
| US5454258A (en) * | 1994-05-09 | 1995-10-03 | Olin Corporation | Broad range moisture analyzer and method |
| US5556796A (en) * | 1995-04-25 | 1996-09-17 | Micrel, Inc. | Self-alignment technique for forming junction isolation and wells |
| JP4677166B2 (ja) * | 2002-06-27 | 2011-04-27 | 三洋電機株式会社 | 半導体装置及びその製造方法 |
| WO2005103172A2 (en) * | 2004-04-15 | 2005-11-03 | Avery Dennison Corporation | Dew resistant coatings |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3928091A (en) * | 1971-09-27 | 1975-12-23 | Hitachi Ltd | Method for manufacturing a semiconductor device utilizing selective oxidation |
| US3865654A (en) * | 1972-11-01 | 1975-02-11 | Ibm | Complementary field effect transistor having p doped silicon gates and process for making the same |
| US3793088A (en) * | 1972-11-15 | 1974-02-19 | Bell Telephone Labor Inc | Compatible pnp and npn devices in an integrated circuit |
| US4099998A (en) * | 1975-11-03 | 1978-07-11 | General Electric Company | Method of making zener diodes with selectively variable breakdown voltages |
| JPS5286083A (en) * | 1976-01-12 | 1977-07-16 | Hitachi Ltd | Production of complimentary isolation gate field effect transistor |
| JPS5370679A (en) * | 1976-12-06 | 1978-06-23 | Nippon Gakki Seizo Kk | Transistor |
| JPS5413779A (en) * | 1977-07-04 | 1979-02-01 | Toshiba Corp | Semiconductor integrated circuit device |
| US4151010A (en) * | 1978-06-30 | 1979-04-24 | International Business Machines Corporation | Forming adjacent impurity regions in a semiconductor by oxide masking |
| US4168997A (en) * | 1978-10-10 | 1979-09-25 | National Semiconductor Corporation | Method for making integrated circuit transistors with isolation and substrate connected collectors utilizing simultaneous outdiffusion to convert an epitaxial layer |
| US4373253A (en) * | 1981-04-13 | 1983-02-15 | National Semiconductor Corporation | Integrated CMOS process with JFET |
-
1980
- 1980-04-29 NL NLAANVRAGE8002492,A patent/NL186662C/xx not_active IP Right Cessation
-
1981
- 1981-04-13 GB GB8111623A patent/GB2075257B/en not_active Expired
- 1981-04-23 CA CA000376122A patent/CA1165012A/en not_active Expired
- 1981-04-24 IT IT21369/81A patent/IT1137566B/it active
- 1981-04-24 DE DE3116268A patent/DE3116268C2/de not_active Expired
- 1981-04-24 US US06/257,672 patent/US4466171A/en not_active Expired - Lifetime
- 1981-04-27 IE IE936/81A patent/IE51323B1/en not_active IP Right Cessation
- 1981-04-27 FR FR8108317A patent/FR2481518A1/fr active Granted
- 1981-04-27 AU AU69875/81A patent/AU544817B2/en not_active Ceased
- 1981-04-27 CH CH2735/81A patent/CH655202A5/de not_active IP Right Cessation
- 1981-04-30 JP JP6616481A patent/JPS571260A/ja active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| AU6987581A (en) | 1981-11-05 |
| DE3116268A1 (de) | 1982-05-19 |
| GB2075257B (en) | 1984-06-06 |
| JPS571260A (en) | 1982-01-06 |
| IE51323B1 (en) | 1986-12-10 |
| FR2481518A1 (fr) | 1981-10-30 |
| NL186662C (nl) | 1992-03-16 |
| IT8121369A0 (it) | 1981-04-24 |
| NL8002492A (nl) | 1981-12-01 |
| IT1137566B (it) | 1986-09-10 |
| NL186662B (nl) | 1990-08-16 |
| AU544817B2 (en) | 1985-06-13 |
| IT8121369A1 (it) | 1982-10-24 |
| FR2481518B1 (enExample) | 1984-11-09 |
| CA1165012A (en) | 1984-04-03 |
| IE810936L (en) | 1981-10-29 |
| US4466171A (en) | 1984-08-21 |
| DE3116268C2 (de) | 1986-03-20 |
| GB2075257A (en) | 1981-11-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE2711562C3 (de) | Halbleiterbauelement und Verfahren zu seiner Herstellung | |
| DE3116268C2 (de) | Verfahren zur Herstellung einer Halbleiteranordnung | |
| DE3500528C2 (de) | Verfahren zur Bildung eines Paares komplementärer MOS-Transistoren | |
| DE2745857C2 (enExample) | ||
| DE2916364C2 (enExample) | ||
| DE1944793C3 (de) | Verfahren zur Herstellung einer integrierten Halbleiteranordnung | |
| DE2512373A1 (de) | Sperrschicht-oberflaechen-feldeffekt- transistor | |
| DE3511229A1 (de) | Verfahren zur herstellung isolierter bipolartransistoren in verbindung mit cmos-halbleiterstrukturen | |
| DE3334337A1 (de) | Verfahren zur herstellung einer integrierten halbleitereinrichtung | |
| DE3150222A1 (de) | "verfahren zum herstellen einer halbleitervorrichtung" | |
| DE2749607C3 (de) | Halbleiteranordnung und Verfahren zu deren Herstellung | |
| DE3002051A1 (de) | Verfahren zur herstellung von komplementaeren mos-transistoren hoher integration fuer hohe spannungen | |
| DE2160427B2 (de) | Verfahren zur Herstellung eines Halbleiterwiderstandes mit implantierten Ionen eines neutralen Dotierungsstoffes | |
| DE2605830A1 (de) | Verfahren zur herstellung von halbleiterbauelementen | |
| DE69415500T2 (de) | Verfahren zur Herstellung eines Halbleiterbauteils mit vergrabenem Übergang | |
| DE2718449A1 (de) | Verfahren zur herstellung einer halbleiteranordnung und durch dieses verfahren hergestellte anordnung | |
| DE2361319C2 (de) | Halbleiteranordnung und Verfahren zu ihrer Herstellung | |
| DE2160462A1 (de) | Halbleiteranordnung und verfahren zur herstellung dieser halbleiteranordnung. | |
| DE2133976A1 (de) | Halbleiteranordnung, insbesondere mono hthische integrierte Schaltung, und Ver fahren zu deren Herstellung | |
| DE1564524B2 (enExample) | ||
| DE2155816A1 (de) | Verfahren zur Herstellung einer Halbleiteranordnung mit mindestens einem Feldeffekttransistor mit isolierter Torelektrode, und durch dieses Verfahren hergestellte Halbleiteranordnung | |
| DE2533460A1 (de) | Verfahren zur einstellung der schwellenspannung von feldeffekttransistoren | |
| DE2218680C2 (de) | Halbleiteranordnung und Verfahren zu ihrer Herstellung | |
| DE69131390T2 (de) | Verfahren zur Herstellung einer vergrabenen Drain- oder Kollektorzone für monolythische Halbleiteranordnungen | |
| DE2904480A1 (de) | Integrierte halbleiterschaltung und verfahren zu ihrem herstellen |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PFA | Name/firm changed |
Owner name: PHILIPS ELECTRONICS N.V. |
|
| PL | Patent ceased |