BR112019027688A8 - método de codificação, método de decodificação, aparelho, aparelho de comunicação, terminal, estação de base, sistema de comunicação, mídia de armazenamento legível por computador, e produto de programa de computador - Google Patents
método de codificação, método de decodificação, aparelho, aparelho de comunicação, terminal, estação de base, sistema de comunicação, mídia de armazenamento legível por computador, e produto de programa de computadorInfo
- Publication number
- BR112019027688A8 BR112019027688A8 BR112019027688A BR112019027688A BR112019027688A8 BR 112019027688 A8 BR112019027688 A8 BR 112019027688A8 BR 112019027688 A BR112019027688 A BR 112019027688A BR 112019027688 A BR112019027688 A BR 112019027688A BR 112019027688 A8 BR112019027688 A8 BR 112019027688A8
- Authority
- BR
- Brazil
- Prior art keywords
- computer
- handset
- base station
- terminal
- readable storage
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
- H03M13/255—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with Low Density Parity Check [LDPC] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/033—Theoretical methods to calculate these checking codes
- H03M13/036—Heuristic code construction methods, i.e. code construction or code search based on using trial-and-error
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/1174—Parity-check or generator matrices built from sub-matrices representing known block codes such as, e.g. Hamming codes, e.g. generalized LDPC codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/118—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure
- H03M13/1185—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure wherein the parity-check matrix comprises a part with a double-diagonal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
- H03M13/615—Use of computational or mathematical techniques
- H03M13/616—Matrix operations, especially for generator matrices or check matrices, e.g. column or row permutations
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
- H03M13/618—Shortening and extension of codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/635—Error control coding in combination with rate matching
- H03M13/6362—Error control coding in combination with rate matching by puncturing
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6508—Flexibility, adaptability, parametrability and configurability of the implementation
- H03M13/6516—Support of multiple code parameters, e.g. generalized Reed-Solomon decoder for a variety of generator polynomials or Galois fields
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0041—Arrangements at the transmitter end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
- H04L1/0047—Decoding adapted to other signal detection operation
- H04L1/005—Iterative decoding, including iteration between signal detection and decoding operation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0061—Error detection codes
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Computational Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Analysis (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Algebra (AREA)
- Computing Systems (AREA)
- Error Detection And Correction (AREA)
- Mobile Radio Communication Systems (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Abstract
este pedido revela um método de codificação, um aparelho, um dispositivo de comunicações, e um sistema de comunicações. o método inclui: codificar uma sequência de bits de entrada usando uma matriz de verificação de paridade de baixa densidade (ldpc), em que a matriz ldpc é obtida com base em um fator de elevação z e uma matriz de base, e a matriz de base inclui linha 0 a linha 6 e coluna 0 a coluna 16 em uma das matrizes mostradas nas figura 3b-1 a figura3b-8, ou a matriz de base inclui linha 0 a linha 6 e algumas colunas da coluna 0 à coluna 16 em qualquer matriz mostrada nas figura 3b-1 a figura 3b-8. o método de codificação, o aparelho, o dispositivo de comunicações, e o sistema de comunicações neste pedido podem suportar uma requisição de codificação para sequências de bits de informações com uma pluralidade de comprimentos.
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710503056.2 | 2017-06-27 | ||
| CN201710503056 | 2017-06-27 | ||
| CN201710572364.0A CN109150197B (zh) | 2017-06-27 | 2017-07-13 | 信息处理的方法、装置和通信设备 |
| CN201710572364.0 | 2017-07-13 | ||
| PCT/CN2018/082851 WO2019001090A1 (zh) | 2017-06-27 | 2018-04-12 | 信息处理的方法、装置和通信设备 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| BR112019027688A2 BR112019027688A2 (pt) | 2020-09-15 |
| BR112019027688A8 true BR112019027688A8 (pt) | 2020-09-29 |
Family
ID=64803188
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| BR112019027688A BR112019027688A8 (pt) | 2017-06-27 | 2018-04-12 | método de codificação, método de decodificação, aparelho, aparelho de comunicação, terminal, estação de base, sistema de comunicação, mídia de armazenamento legível por computador, e produto de programa de computador |
| BR112019027876-1A BR112019027876A2 (pt) | 2017-06-27 | 2018-06-27 | método de codificação, método de decodificação, codificador, decodificador, meio de armazenagem legível por computador, produto de programa de computador, e sistema e aparelho de comunicação |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| BR112019027876-1A BR112019027876A2 (pt) | 2017-06-27 | 2018-06-27 | método de codificação, método de decodificação, codificador, decodificador, meio de armazenagem legível por computador, produto de programa de computador, e sistema e aparelho de comunicação |
Country Status (12)
| Country | Link |
|---|---|
| US (4) | US10771092B2 (pt) |
| EP (3) | EP4064573B1 (pt) |
| JP (2) | JP7143343B2 (pt) |
| KR (1) | KR102276721B1 (pt) |
| CN (3) | CN109327225B9 (pt) |
| AU (1) | AU2018294981B2 (pt) |
| BR (2) | BR112019027688A8 (pt) |
| CA (1) | CA3068553A1 (pt) |
| ES (2) | ES2907089T3 (pt) |
| MY (1) | MY196344A (pt) |
| PL (1) | PL3567731T3 (pt) |
| RU (1) | RU2758968C2 (pt) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CA3041251C (en) | 2017-02-06 | 2020-12-08 | Lg Electronics Inc. | Ldpc code transmission method using row-orthogonal structure, and device therefor |
| AU2017418080B9 (en) | 2017-06-15 | 2021-01-28 | Huawei Technologies Co., Ltd. | Information processing method and communication apparatus |
| CN109327225B9 (zh) * | 2017-06-27 | 2021-12-10 | 华为技术有限公司 | 信息处理的方法、装置和通信设备 |
| CN112448724B (zh) * | 2019-08-29 | 2023-07-07 | 华为技术有限公司 | 一种数据编码的方法及设备 |
| CN110989921B (zh) * | 2019-10-24 | 2023-05-26 | 西安艾可萨科技有限公司 | 可配置存储阵列系统及其控制方法、通信设备 |
| CN113612573B (zh) * | 2020-05-04 | 2022-10-11 | 华为技术有限公司 | 一种通信方法及装置 |
| CN114257250A (zh) * | 2020-09-25 | 2022-03-29 | 中兴通讯股份有限公司 | Ldpc码编码方法、装置、网络设备和存储介质 |
| WO2024040457A1 (en) * | 2022-08-24 | 2024-02-29 | Qualcomm Incorporated | Low-density parity-check coding with applications for probabilistic amplitude shaping |
| WO2024065214A1 (en) * | 2022-09-27 | 2024-04-04 | Zte Corporation | Methods and apparatus for information transmission |
Family Cites Families (64)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3808769B2 (ja) | 2001-12-27 | 2006-08-16 | 三菱電機株式会社 | Ｌｄｐｃ符号用検査行列生成方法 |
| JP3917624B2 (ja) | 2002-07-03 | 2007-05-23 | ヒューズ・エレクトロニクス・コーポレーション | 低密度パリティチェック（ｌｄｐｃ）デコーダにおける経路指定方法およびシステム |
| US7058873B2 (en) | 2002-11-07 | 2006-06-06 | Carnegie Mellon University | Encoding method using a low density parity check code with a column weight of two |
| KR100996029B1 (ko) | 2003-04-29 | 2010-11-22 | 삼성전자주식회사 | 저밀도 패리티 검사 코드의 부호화 장치 및 방법 |
| KR100809619B1 (ko) | 2003-08-26 | 2008-03-05 | 삼성전자주식회사 | 이동 통신 시스템에서 블록 저밀도 패러티 검사 부호부호화/복호 장치 및 방법 |
| KR100918763B1 (ko) * | 2003-11-14 | 2009-09-24 | 삼성전자주식회사 | 병렬 연접 저밀도 패리티 검사 부호를 사용하는 채널 부호화/복호 장치 및 방법 |
| CN1961499B (zh) | 2004-04-02 | 2013-06-05 | 苹果公司 | 用于正交频分复用应用的空间时间发射分集系统及方法 |
| KR20050118056A (ko) | 2004-05-12 | 2005-12-15 | 삼성전자주식회사 | 다양한 부호율을 갖는 Ｂｌｏｃｋ ＬＤＰＣ 부호를 이용한이동 통신 시스템에서의 채널부호화 복호화 방법 및 장치 |
| RU2348103C2 (ru) | 2004-08-10 | 2009-02-27 | Самсунг Электроникс Ко., Лтд. | Устройство и способ кодирования и декодирования блочного кода разреженного контроля четности |
| US7188297B2 (en) | 2004-08-12 | 2007-03-06 | Motorola, Inc. | Method and apparatus for encoding and decoding data |
| KR100651343B1 (ko) | 2004-09-15 | 2006-11-29 | 삼성전자주식회사 | 이동통신 시스템에서 전송 정보의 부호화/복호화 방법 및장치 |
| CN100550655C (zh) * | 2004-11-04 | 2009-10-14 | 中兴通讯股份有限公司 | 一种低密度奇偶校验码的编码器/译码器及其生成方法 |
| US7752520B2 (en) * | 2004-11-24 | 2010-07-06 | Intel Corporation | Apparatus and method capable of a unified quasi-cyclic low-density parity-check structure for variable code rates and sizes |
| KR100913876B1 (ko) | 2004-12-01 | 2009-08-26 | 삼성전자주식회사 | 저밀도 패리티 검사 부호의 생성 방법 및 장치 |
| CN1845482B (zh) | 2005-04-07 | 2011-05-11 | 华为技术有限公司 | 宽带码分多址系统下行信道编码打孔压缩装置和实现方法 |
| US7774675B1 (en) * | 2005-12-05 | 2010-08-10 | Marvell International Ltd. | LDPC codes and expansion method |
| US7493548B2 (en) * | 2006-02-06 | 2009-02-17 | Motorola, Inc | Method and apparatus for encoding and decoding data |
| CN100546205C (zh) * | 2006-04-29 | 2009-09-30 | 北京泰美世纪科技有限公司 | 构造低密度奇偶校验码的方法、译码方法及其传输系统 |
| CN101162907B (zh) * | 2006-10-10 | 2010-11-03 | 华为技术有限公司 | 一种利用低密度奇偶校验码实现编码的方法及装置 |
| CN101217337B (zh) * | 2007-01-01 | 2013-01-23 | 中兴通讯股份有限公司 | 一种支持递增冗余混合自动重传的低密度奇偶校验码编码装置和方法 |
| MX2009007946A (es) | 2007-01-24 | 2009-08-18 | Qualcomm Inc | Codificacion y descodificacion de verificacion de paridad de baja densidad (ldpc) de paquetes de tamaños variables. |
| CN101431337A (zh) * | 2007-11-09 | 2009-05-13 | 松下电器产业株式会社 | 提高编码并行度实现降低编码时延的方法 |
| KR101445080B1 (ko) | 2008-02-12 | 2014-09-29 | 삼성전자 주식회사 | 하이브리드 자동 반복 요구 방식을 사용하는 통신 시스템에서 신호 송신 방법 및 장치 |
| CN101515839A (zh) | 2008-02-22 | 2009-08-26 | 大唐移动通信设备有限公司 | 一种编码输出的方法、装置及其系统 |
| CN101662290B (zh) * | 2008-08-26 | 2013-08-28 | 华为技术有限公司 | 生成准循环ldpc码及编码的方法与装置 |
| US8103931B2 (en) | 2008-08-27 | 2012-01-24 | Mitsubishi Electric Research Laboratories, Inc. | Method for constructing large-girth quasi-cyclic low-density parity-check codes |
| CN101686061A (zh) | 2008-09-27 | 2010-03-31 | 松下电器产业株式会社 | 构造低密度奇偶校验码的方法及发送/接收装置和系统 |
| CN101741396B (zh) * | 2008-11-19 | 2013-03-13 | 华为技术有限公司 | 可变码长ldpc码编码或译码的方法与装置及编码器和译码器 |
| CN101834613B (zh) | 2009-03-09 | 2012-11-21 | 电信科学技术研究院 | 一种ldpc码的编码方法及编码器 |
| US8433972B2 (en) | 2009-04-06 | 2013-04-30 | Nec Laboratories America, Inc. | Systems and methods for constructing the base matrix of quasi-cyclic low-density parity-check codes |
| CN102025441B (zh) * | 2009-09-11 | 2013-07-31 | 北京泰美世纪科技有限公司 | Ldpc码校验矩阵的构造方法、ldpc码的编码方法和编码装置 |
| KR101644656B1 (ko) * | 2009-11-02 | 2016-08-10 | 삼성전자주식회사 | 선형 블록 부호를 사용하는 통신 시스템에서 패리티 검사 행렬을 생성하는 방법과 이를 이용한 채널 부호화/복호화 장치 및 방법 |
| CN102412842B (zh) * | 2010-09-25 | 2016-06-15 | 中兴通讯股份有限公司 | 一种低密度奇偶校验码的编码方法及装置 |
| US8627166B2 (en) * | 2011-03-16 | 2014-01-07 | Samsung Electronics Co., Ltd. | LDPC code family for millimeter-wave band communications in a wireless network |
| CN102315911B (zh) | 2011-09-29 | 2017-10-27 | 中兴通讯股份有限公司 | 一种低密度奇偶校验码编码方法及装置 |
| US9100052B2 (en) * | 2013-02-01 | 2015-08-04 | Samsung Electronics Co., Ltd. | QC-LDPC convolutional codes enabling low power trellis-based decoders |
| US20140229788A1 (en) | 2013-02-13 | 2014-08-14 | Qualcomm Incorporated | Ldpc design for high rate, high parallelism, and low error floor |
| BR112015002543B1 (pt) | 2013-06-12 | 2021-12-28 | Sony Corporation | Aparelho e método de processamento de dados |
| CN104518847B (zh) * | 2013-09-29 | 2018-02-02 | 中国科学院上海高等研究院 | 基于bch码与短ldpc码级联的信令编码方法及系统 |
| US9559722B1 (en) * | 2013-10-21 | 2017-01-31 | Marvell International Ltd. | Network devices and methods of generating low-density parity-check codes and performing corresponding encoding of data |
| CN104868925B (zh) | 2014-02-21 | 2019-01-22 | 中兴通讯股份有限公司 | 结构化ldpc码的编码方法、译码方法、编码装置和译码装置 |
| CN104917536B (zh) | 2014-03-11 | 2019-11-12 | 中兴通讯股份有限公司 | 一种支持低码率编码的方法及装置 |
| CN104168030B (zh) | 2014-07-14 | 2017-11-14 | 北京邮电大学 | 一种基于本原域循环群两个生成元的ldpc码构造方法 |
| US9432052B2 (en) * | 2014-09-18 | 2016-08-30 | Broadcom Corporation | Puncture-aware low density parity check (LDPC) decoding |
| US9692451B2 (en) | 2014-09-30 | 2017-06-27 | Avago Technologies General Ip (Singapore) Pte. Ltd | Non-binary low density parity check (NB-LDPC) codes for communication systems |
| CN104333390B (zh) * | 2014-11-26 | 2019-08-06 | 西安烽火电子科技有限责任公司 | 一种ldpc码的校验矩阵的构造方法与编码方法 |
| US20160173132A1 (en) * | 2014-12-10 | 2016-06-16 | Alcatel-Lucent Usa Inc. | Construction of Structured LDPC Convolutional Codes |
| US20160218750A1 (en) * | 2015-01-23 | 2016-07-28 | Empire Technology Development Llc | Parity check code encoder |
| SG10201500905QA (en) | 2015-02-05 | 2016-09-29 | Nanyang Polytechnic | LDPC Codes For Storage System |
| CN104821831B (zh) | 2015-03-24 | 2019-03-05 | 东南大学 | 一种适用于高码率qc-ldpc码的双循环构造方法 |
| US9847794B2 (en) * | 2015-05-19 | 2017-12-19 | Samsung Electronics Co., Ltd. | Transmitting apparatus and interleaving method thereof |
| CN106685586B (zh) | 2015-11-11 | 2020-02-14 | 华为技术有限公司 | 生成用于在信道中传输的低密度奇偶校验码的方法及设备 |
| WO2017091018A1 (en) | 2015-11-24 | 2017-06-01 | Samsung Electronics Co., Ltd. | Method and apparatus for channel encoding/decoding in a communication or broadcasting system |
| US10469104B2 (en) * | 2016-06-14 | 2019-11-05 | Qualcomm Incorporated | Methods and apparatus for compactly describing lifted low-density parity-check (LDPC) codes |
| CN109792253A (zh) * | 2016-09-30 | 2019-05-21 | Lg电子株式会社 | Qc ldpc码速率匹配方法和用于该方法的装置 |
| WO2018084735A1 (en) | 2016-11-03 | 2018-05-11 | Huawei Technologies Co., Ltd. | Efficiently decodable qc-ldpc code |
| CN108173621B (zh) | 2016-12-07 | 2022-06-14 | 华为技术有限公司 | 数据传输的方法、发送设备、接收设备和通信系统 |
| CN106849958B (zh) * | 2016-12-29 | 2020-10-27 | 上海华为技术有限公司 | 低密度奇偶校验码校验矩阵的构造方法、编码方法及系统 |
| US10581457B2 (en) | 2017-01-09 | 2020-03-03 | Mediatek Inc. | Shift coefficient and lifting factor design for NR LDPC code |
| RU2733826C1 (ru) * | 2017-03-03 | 2020-10-07 | Хуавей Текнолоджиз Ко., Лтд. | Высокоскоростные длинные ldpc коды |
| CN113949389A (zh) * | 2017-05-05 | 2022-01-18 | 联发科技股份有限公司 | Qc-ldpc编码方法、装置及非暂时性计算机可读介质 |
| CN108809328B (zh) * | 2017-05-05 | 2024-05-17 | 华为技术有限公司 | 信息处理的方法、通信装置 |
| AU2017418080B9 (en) | 2017-06-15 | 2021-01-28 | Huawei Technologies Co., Ltd. | Information processing method and communication apparatus |
| CN109327225B9 (zh) * | 2017-06-27 | 2021-12-10 | 华为技术有限公司 | 信息处理的方法、装置和通信设备 |
-
2017
- 2017-07-13 CN CN201810974626.0A patent/CN109327225B9/zh active Active
- 2017-07-13 CN CN201710572364.0A patent/CN109150197B/zh active Active
-
2018
- 2018-04-12 JP JP2019571976A patent/JP7143343B2/ja active Active
- 2018-04-12 CA CA3068553A patent/CA3068553A1/en active Pending
- 2018-04-12 EP EP22150629.8A patent/EP4064573B1/en active Active
- 2018-04-12 ES ES18825332T patent/ES2907089T3/es active Active
- 2018-04-12 AU AU2018294981A patent/AU2018294981B2/en active Active
- 2018-04-12 EP EP18825332.2A patent/EP3567731B1/en active Active
- 2018-04-12 ES ES22150629T patent/ES2970217T3/es active Active
- 2018-04-12 KR KR1020207002529A patent/KR102276721B1/ko active IP Right Grant
- 2018-04-12 BR BR112019027688A patent/BR112019027688A8/pt not_active Application Discontinuation
- 2018-04-12 PL PL18825332T patent/PL3567731T3/pl unknown
- 2018-04-12 MY MYPI2019007678A patent/MY196344A/en unknown
- 2018-04-12 RU RU2020102671A patent/RU2758968C2/ru active
- 2018-04-12 EP EP23210956.1A patent/EP4376337A2/en active Pending
- 2018-06-27 CN CN201880043727.4A patent/CN111066253A/zh active Pending
- 2018-06-27 BR BR112019027876-1A patent/BR112019027876A2/pt unknown
-
2019
- 2019-05-28 US US16/423,175 patent/US10771092B2/en active Active
-
2020
- 2020-09-06 US US17/013,640 patent/US11277153B2/en active Active
-
2022
- 2022-02-02 US US17/591,347 patent/US11671116B2/en active Active
- 2022-09-13 JP JP2022145260A patent/JP7471360B2/ja active Active
-
2023
- 2023-04-24 US US18/305,982 patent/US20230361787A1/en active Pending
Also Published As
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| BR112019027688A8 (pt) | método de codificação, método de decodificação, aparelho, aparelho de comunicação, terminal, estação de base, sistema de comunicação, mídia de armazenamento legível por computador, e produto de programa de computador | |
| BR112019018329B8 (pt) | Método para processamento de informação e aparelho em um dispositivo de comunicações | |
| MX2019012019A (es) | Metodo de procesamiento de informacion, aparato y dispositivo de comunicacion. | |
| MX2019010132A (es) | Metodo y aparato para codificacion y decodificacion de comprobacion de paridad de baja densidad. | |
| PE20191227A1 (es) | Metodo y sistemas para la representacion y procesamiento de datos de bioinformatica mediante el uso de secuencias de referencia | |
| BR112019002500A2 (pt) | método e primeiro nó de correspondência de taxa para códigos ldpc | |
| MY191686A (en) | Data processing apparatus and data processing method | |
| MX2012012942A (es) | Metodo y aparato para codificacion y decodificacion de canales en sistema de comunicacion usando codigo de verificacion de paridad de baja densidad. | |
| BR112016027099A2 (pt) | aparelho de transmissão | |
| BR112019023301A2 (pt) | Construindo matrizes de verificação de paridade com ortogonalidade em linha por códigos qc-ldpc de taxa compatível | |
| MY171996A (en) | Method and apparatus for channel encoding and decoding in a communication system using low-density parity-check codes | |
| AR095113A1 (es) | Aparato para procesamiento de datos y método de procesamiento de datos | |
| MX2019014454A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
| MX2020004657A (es) | Transmisor y metodo de acortamiento del mismo. | |
| MX2019010686A (es) | Transmisor y metodo de acortamiento del mismo. | |
| MX2019014457A (es) | Aparato de transmision y metodo de intercalacion del mismo. | |
| JP2018082365A5 (ja) | 送信装置、及び、送信方法 | |
| MX2017010998A (es) | Aparato de intercalado de paridad para codificar la informacion de señalizacion de longitud variable y metodo de intercalado de paridad que lo utiliza. | |
| PH12019501040A1 (en) | Transmission apparatus, transmission method, reception apparatus, and reception method | |
| BR112017018314A2 (pt) | dispositivo de perfuração de paridade para codificação da informação de sinalização de comprimento fixo, e método de perfuração de paridade utilizando o mesmo | |
| MY182481A (en) | Transmitter and shortening method thereof | |
| BR112019009552A2 (pt) | aparelho e método de transmissão, e, aparelho e método de recepção. | |
| PH12020550518A1 (en) | Transmission device, transmission method, reception device, and reception method | |
| GB2567106A (en) | Manipulating distributed agreement protocol to identify desired set of storage units | |
| MX2015009939A (es) | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| B07A | Application suspended after technical examination (opinion) [chapter 7.1 patent gazette] | ||
| B09B | Patent application refused [chapter 9.2 patent gazette] | ||
| B350 | Update of information on the portal [chapter 15.35 patent gazette] | ||
| B12B | Appeal against refusal [chapter 12.2 patent gazette] |