ATE514320T1 - Mehrschichtiges keramiksubstrat, elektronische komponente und verfahren zur herstellung eines mehrschichtigen keramiksubstrats - Google Patents

Mehrschichtiges keramiksubstrat, elektronische komponente und verfahren zur herstellung eines mehrschichtigen keramiksubstrats

Info

Publication number
ATE514320T1
ATE514320T1 AT09157079T AT09157079T ATE514320T1 AT E514320 T1 ATE514320 T1 AT E514320T1 AT 09157079 T AT09157079 T AT 09157079T AT 09157079 T AT09157079 T AT 09157079T AT E514320 T1 ATE514320 T1 AT E514320T1
Authority
AT
Austria
Prior art keywords
ceramic substrate
layer ceramic
surface layer
terminal electrode
layer
Prior art date
Application number
AT09157079T
Other languages
English (en)
Inventor
Hatsuo Ikeda
Koji Ichikawa
Original Assignee
Hitachi Metals Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Metals Ltd filed Critical Hitachi Metals Ltd
Application granted granted Critical
Publication of ATE514320T1 publication Critical patent/ATE514320T1/de

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/111—Pads for surface mounting, e.g. lay-out
    • H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
    • H05K1/113—Via provided in pad; Pad over filled via
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4053—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
    • H05K3/4061—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in inorganic insulating substrates
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0335—Layered conductors or foils
    • H05K2201/0347—Overplating, e.g. for reinforcing conductors or bumps; Plating over filled vias
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/09745—Recess in conductor, e.g. in pad or in metallic substrate
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/24—Reinforcing of the conductive pattern
    • H05K3/245—Reinforcing conductive patterns made by printing techniques or by other techniques for applying conductive pastes, inks or powders; Reinforcing other conductive patterns by such techniques
    • H05K3/246—Reinforcing conductive paste, ink or powder patterns by other methods, e.g. by plating
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4626—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials
    • H05K3/4629—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials laminating inorganic sheets comprising printed circuits, e.g. green ceramic sheets
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/63—Vias, e.g. via plugs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/941—Dispositions of bond pads
    • H10W72/9415—Dispositions of bond pads relative to the surface, e.g. recessed, protruding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Ceramic Capacitors (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
AT09157079T 2008-04-02 2009-04-01 Mehrschichtiges keramiksubstrat, elektronische komponente und verfahren zur herstellung eines mehrschichtigen keramiksubstrats ATE514320T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2008096215 2008-04-02
JP2008317321A JP5233637B2 (ja) 2008-04-02 2008-12-12 多層セラミック基板、及び電子部品

Publications (1)

Publication Number Publication Date
ATE514320T1 true ATE514320T1 (de) 2011-07-15

Family

ID=40810568

Family Applications (1)

Application Number Title Priority Date Filing Date
AT09157079T ATE514320T1 (de) 2008-04-02 2009-04-01 Mehrschichtiges keramiksubstrat, elektronische komponente und verfahren zur herstellung eines mehrschichtigen keramiksubstrats

Country Status (6)

Country Link
US (1) US8227702B2 (de)
EP (1) EP2107863B1 (de)
JP (1) JP5233637B2 (de)
KR (1) KR101586857B1 (de)
CN (1) CN101692442B (de)
AT (1) ATE514320T1 (de)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5693940B2 (ja) * 2010-12-13 2015-04-01 株式会社トクヤマ セラミックスビア基板、メタライズドセラミックスビア基板、これらの製造方法
CN103608915B (zh) * 2011-06-21 2016-09-07 株式会社村田制作所 电路模块
US9478474B2 (en) * 2012-12-28 2016-10-25 Taiwan Semiconductor Manufacturing Company, Ltd. Methods and apparatus for forming package-on-packages
JPWO2014122813A1 (ja) * 2013-02-08 2017-01-26 株式会社村田製作所 積層型インダクタ素子およびｄｃ−ｄｃコンバータモジュール
JP6225057B2 (ja) * 2014-03-31 2017-11-01 日本特殊陶業株式会社 多層セラミック配線基板
JP6235955B2 (ja) * 2014-03-31 2017-11-22 日本特殊陶業株式会社 多層セラミック配線基板
JP6823955B2 (ja) * 2016-07-14 2021-02-03 ローム株式会社 電子部品およびその製造方法
WO2018140972A1 (en) * 2017-01-30 2018-08-02 TBT Group, Inc. Multilayer devices and methods of manufacturing
CN107080893B (zh) * 2017-04-10 2023-06-09 河北盛平电子科技有限公司 一种人造视网膜及其制造方法
KR102019790B1 (ko) * 2017-06-29 2019-09-09 주식회사 디아이티 층별 소재가 다른 다층 세라믹 기판 및 그의 제조 방법
WO2019054294A1 (ja) * 2017-09-12 2019-03-21 株式会社 東芝 セラミックス回路基板の製造方法
US10906274B2 (en) * 2018-11-14 2021-02-02 Qorvo Us, Inc. Laminate substrate with sintered components
CN111508926B (zh) * 2019-01-31 2022-08-30 奥特斯(中国)有限公司 一种部件承载件以及制造部件承载件的方法
JP7799450B2 (ja) * 2021-11-25 2026-01-15 日東電工株式会社 配線回路基板およびその製造方法
CN115226323A (zh) * 2022-06-17 2022-10-21 上海泽丰半导体科技有限公司 低温共烧陶瓷基板表面焊盘及其制备方法

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10173296A (ja) * 1996-12-11 1998-06-26 Kyocera Corp プリント配線基板の製造方法
DE69833193T2 (de) * 1997-08-05 2006-09-21 Koninklijke Philips Electronics N.V. Verfahren zur herstellung mehrerer elektronischer bauteile
WO1999034654A1 (en) * 1997-12-29 1999-07-08 Ibiden Co., Ltd. Multilayer printed wiring board
JP3098992B2 (ja) * 1998-06-26 2000-10-16 日本特殊陶業株式会社 フリップチップ用セラミック多層配線基板
JP2001189550A (ja) * 1999-12-28 2001-07-10 Kyocera Corp 回路基板
JP3416658B2 (ja) * 2000-02-09 2003-06-16 松下電器産業株式会社 転写材及びその製造方法並びにこれを用いて製造される配線基板
US6871396B2 (en) * 2000-02-09 2005-03-29 Matsushita Electric Industrial Co., Ltd. Transfer material for wiring substrate
JP4868196B2 (ja) * 2001-06-27 2012-02-01 株式会社村田製作所 セラミック多層基板の製造方法
JP4409325B2 (ja) * 2003-09-25 2010-02-03 京セラ株式会社 配線基板及びその製造方法
JP4700332B2 (ja) * 2003-12-05 2011-06-15 イビデン株式会社 多層プリント配線板
US7122894B2 (en) * 2004-03-05 2006-10-17 Ngk Spark Plug Co., Ltd. Wiring substrate and process for manufacturing the same
JP2005286303A (ja) 2004-03-05 2005-10-13 Matsushita Electric Ind Co Ltd 積層セラミック基板およびその製造方法
JP2005286323A (ja) * 2004-03-05 2005-10-13 Ngk Spark Plug Co Ltd 配線基板、半田部材付き配線基板及び配線基板の製造方法
US7626829B2 (en) * 2004-10-27 2009-12-01 Ibiden Co., Ltd. Multilayer printed wiring board and manufacturing method of the multilayer printed wiring board
TWI315657B (en) 2005-06-07 2009-10-01 Phoenix Prec Technology Corp Reverse build-up structure of circuit board
US7834273B2 (en) * 2005-07-07 2010-11-16 Ibiden Co., Ltd. Multilayer printed wiring board
JP5066830B2 (ja) 2006-04-10 2012-11-07 株式会社村田製作所 セラミック多層基板
US20090071707A1 (en) * 2007-08-15 2009-03-19 Tessera, Inc. Multilayer substrate with interconnection vias and method of manufacturing the same

Also Published As

Publication number Publication date
US8227702B2 (en) 2012-07-24
KR20090105844A (ko) 2009-10-07
JP5233637B2 (ja) 2013-07-10
KR101586857B1 (ko) 2016-01-19
CN101692442A (zh) 2010-04-07
US20090251869A1 (en) 2009-10-08
EP2107863B1 (de) 2011-06-22
JP2009267351A (ja) 2009-11-12
CN101692442B (zh) 2014-09-03
EP2107863A1 (de) 2009-10-07

Similar Documents

Publication Publication Date Title
ATE488844T1 (de) Verfahren zur herstellung eines mehrschichtigen elektronischen bauelementes und mehrschichtiges bauelement
DE602007005183D1 (de) Prepreg sowie mit einer leitenden Schicht laminiertes Substrat für eine Leiterplatte
FI20075572A7 (fi) Sulatettu komponenttinen monikerrospiirilevy ja sen valmistusmenetelmä
EP1592061A3 (de) Mehrlagensubstrat mit internen Komponenten
WO2008008552A3 (en) Build-up printed wiring board substrate having a core layer that is part of a circuit
WO2009037939A1 (ja) プリント配線板及びその製造方法
TW200731898A (en) Circuit board structure and method for fabricating the same
WO2010020753A3 (en) Halo-hydrocarbon polymer coating
EP2079290A3 (de) Mehrschichttopologie einer passiven Schaltung
TW200633614A (en) Method of fabricating printed circuit board having embedded multi-layer passive devices
TW200731908A (en) Multilayer printed wiring board and method for manufacturing same
TW200635460A (en) Double-sided wiring board fabrication method, double-sided wiring board, and base material therefor
TW200641938A (en) Method of making multilayered construction for use in resistors and capacitors
TWI549579B (zh) 印刷電路板
WO2011155750A3 (ko) 평판 스피커용 다층 구조의 보이스 필름
MY159991A (en) Manufacturing method of printed wiring board and printed wiring board
MY159854A (en) Resin coated copper foil and method for manufacturing resin coated copper foil
EP2034810A4 (de) Flexibel-starre leiterplatte und verfahren zu ihrer herstellung
JP2016058753A5 (de)
ATE535138T1 (de) Elektronisches verbundbauteil und verfahren zu seiner herstellung
TW200624000A (en) Multilayer printed wiring board and method of manufacturing the same
TW200611620A (en) A manufacturing method of a multi-layer circuit board with embedded passive components
KR101987378B1 (ko) 인쇄회로기판의 제조 방법
US9661759B2 (en) Printed circuit board and method of manufacturing the same
WO2009054105A1 (ja) 部品内蔵プリント配線基板およびその製造方法

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties