ATE497480T1 - Verbindungsstruktur und verbindungsverfahren für flip-chip mems verkapselung - Google Patents

Verbindungsstruktur und verbindungsverfahren für flip-chip mems verkapselung

Info

Publication number
ATE497480T1
ATE497480T1 AT03257155T AT03257155T ATE497480T1 AT E497480 T1 ATE497480 T1 AT E497480T1 AT 03257155 T AT03257155 T AT 03257155T AT 03257155 T AT03257155 T AT 03257155T AT E497480 T1 ATE497480 T1 AT E497480T1
Authority
AT
Austria
Prior art keywords
solder
lower substrate
trench
flip
substrate
Prior art date
Application number
AT03257155T
Other languages
English (en)
Inventor
Eun-Sung Lee
Byeong-Cheon Koh
Chang-Youl Moon
Kuk-Jin Chun
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Application granted granted Critical
Publication of ATE497480T1 publication Critical patent/ATE497480T1/de

Links

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
    • B81C1/00261—Processes for packaging MEMS devices
    • B81C1/00269—Bonding of solid lids or wafers to the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2203/00—Forming microstructural systems
    • B81C2203/03—Bonding two components
    • B81C2203/033—Thermal bonding
    • B81C2203/035—Soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05005—Structure
    • H01L2224/05009—Bonding area integrally formed with a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13005—Structure
    • H01L2224/13009—Bump connector integrally formed with a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/9202—Forming additional connectors after the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01087—Francium [Fr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/146—Mixed devices
    • H01L2924/1461—MEMS
AT03257155T 2002-11-14 2003-11-13 Verbindungsstruktur und verbindungsverfahren für flip-chip mems verkapselung ATE497480T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR10-2002-0070876A KR100447851B1 (ko) 2002-11-14 2002-11-14 반도체장치의 플립칩 방식 측면 접합 본딩 방법 및 이를이용한 ｍｅｍｓ 소자 패키지 및 패키지 방법

Publications (1)

Publication Number Publication Date
ATE497480T1 true ATE497480T1 (de) 2011-02-15

Family

ID=36597954

Family Applications (1)

Application Number Title Priority Date Filing Date
AT03257155T ATE497480T1 (de) 2002-11-14 2003-11-13 Verbindungsstruktur und verbindungsverfahren für flip-chip mems verkapselung

Country Status (8)

Country Link
US (1) US6884650B2 (de)
EP (1) EP1431242B1 (de)
JP (1) JP4012874B2 (de)
KR (1) KR100447851B1 (de)
CN (1) CN1260796C (de)
AT (1) ATE497480T1 (de)
DE (1) DE60335936D1 (de)
TW (1) TWI234832B (de)

Families Citing this family (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7086134B2 (en) * 2000-08-07 2006-08-08 Shipley Company, L.L.C. Alignment apparatus and method for aligning stacked devices
JP4375186B2 (ja) * 2004-09-30 2009-12-02 株式会社日立製作所 陽極接合構造を用いた電子装置
US7300812B2 (en) * 2004-10-29 2007-11-27 Hewlett-Packard Development Coompany, L.P. Micro electrical mechanical system
US7344907B2 (en) * 2004-11-19 2008-03-18 International Business Machines Corporation Apparatus and methods for encapsulating microelectromechanical (MEM) devices on a wafer scale
TWI449134B (zh) * 2004-12-10 2014-08-11 Nxp Bv 積體封裝
KR100636823B1 (ko) * 2004-12-27 2006-10-23 삼성전자주식회사 Ｍｅｍｓ 소자 패키지 및 그 제조방법
US7615406B2 (en) * 2005-01-28 2009-11-10 Panasonic Corporation Electronic device package manufacturing method and electronic device package
DE102005006280B4 (de) * 2005-02-10 2006-11-16 Infineon Technologies Ag Halbleiterbauteil mit einem Durchkontakt durch eine Gehäusemasse und Verfahren zur Herstellung desselben
KR100620810B1 (ko) * 2005-03-07 2006-09-07 삼성전자주식회사 Ｍｅｍｓ 소자 패키지 및 그 제조방법
US8143095B2 (en) * 2005-03-22 2012-03-27 Tessera, Inc. Sequential fabrication of vertical conductive interconnects in capped chips
EP1897426A2 (de) * 2005-05-18 2008-03-12 President And Fellows Of Harvard College Herstellung von leitungswegen, mikroschaltung und mikrostrukturen in mikrofluidischen netzwerken
KR100643769B1 (ko) * 2005-07-15 2006-11-10 삼성전자주식회사 Ｓｏｉ 웨이퍼를 사용한 캡 웨이퍼 제조방법, 제조된 캡웨이퍼를 사용한 반도체 칩 제조방법 및 제조된 반도체 칩
KR100692520B1 (ko) * 2005-10-19 2007-03-09 삼성전자주식회사 웨이퍼 레벨 패키징 캡 및 그 제조방법
KR100653089B1 (ko) * 2005-10-31 2006-12-04 삼성전자주식회사 탄성 표면파 디바이스 웨이퍼 레벨 패키지 및 그 패키징방법
US20070114643A1 (en) * 2005-11-22 2007-05-24 Honeywell International Inc. Mems flip-chip packaging
US7491567B2 (en) * 2005-11-22 2009-02-17 Honeywell International Inc. MEMS device packaging methods
JP4467506B2 (ja) 2005-11-24 2010-05-26 三菱電機株式会社 パッケージおよびそれを用いた電子装置
US20070170528A1 (en) * 2006-01-20 2007-07-26 Aaron Partridge Wafer encapsulated microelectromechanical structure and method of manufacturing same
US7936062B2 (en) 2006-01-23 2011-05-03 Tessera Technologies Ireland Limited Wafer level chip packaging
JP4873980B2 (ja) * 2006-04-04 2012-02-08 パナソニック株式会社 気密パッケージ
JP4938779B2 (ja) * 2006-08-25 2012-05-23 京セラ株式会社 微小電子機械機構装置およびその製造方法
KR100763345B1 (ko) * 2006-08-30 2007-10-04 삼성전기주식회사 전자소자 내장형 인쇄회로기판의 제조방법
JP2008062319A (ja) * 2006-09-05 2008-03-21 Sony Corp 機能素子、半導体デバイスおよび電子機器
US20080099537A1 (en) * 2006-10-31 2008-05-01 Raytheon Company Method for sealing vias in a substrate
US8604605B2 (en) * 2007-01-05 2013-12-10 Invensas Corp. Microelectronic assembly with multi-layer support structure
JP4792143B2 (ja) * 2007-02-22 2011-10-12 株式会社デンソー 半導体装置およびその製造方法
JP2008218811A (ja) * 2007-03-06 2008-09-18 Hitachi Metals Ltd 機能素子パッケージ
KR101278526B1 (ko) * 2007-08-30 2013-06-25 삼성전자주식회사 반도체 장치 및 그의 제조 방법, 및 이를 갖는 플립 칩패키지 및 그의 제조 방법
US20090174069A1 (en) * 2008-01-04 2009-07-09 National Semiconductor Corporation I/o pad structure for enhancing solder joint reliability in integrated circuit devices
CN101362586B (zh) * 2008-09-16 2011-11-09 北京大学 一种mems密封封装方法
US8257985B2 (en) * 2008-09-25 2012-09-04 Texas Instruments Incorporated MEMS device and fabrication method
DE102008042347B4 (de) * 2008-09-25 2016-11-10 Robert Bosch Gmbh Mikromechanischer Sensor und Verfahren zu seiner Herstellung
JP5392296B2 (ja) * 2009-04-06 2014-01-22 株式会社デンソー 半導体装置およびその製造方法
JP4793496B2 (ja) * 2009-04-06 2011-10-12 株式会社デンソー 半導体装置およびその製造方法
EP2259018B1 (de) * 2009-05-29 2017-06-28 Infineon Technologies AG Abstandssteuerung für Chip- oder Schichtverbindung mittels Zwischenschichten für ein mikroelektromechanisches System
US10040681B2 (en) * 2009-08-28 2018-08-07 Miradia Inc. Method and system for MEMS devices
JP5568786B2 (ja) 2009-12-24 2014-08-13 新光電気工業株式会社 半導体パッケージの製造方法及び半導体パッケージ
JP5797779B2 (ja) * 2011-02-10 2015-10-21 エプコス アクチエンゲゼルシャフトＥｐｃｏｓ Ａｇ アンダーバンプメタライゼーションを含むｍｅｍｓデバイス
JP2013051512A (ja) * 2011-08-30 2013-03-14 Nippon Dempa Kogyo Co Ltd 水晶振動子
US9409763B2 (en) 2012-04-04 2016-08-09 Infineon Technologies Ag MEMS device and method of making a MEMS device
CN102627253B (zh) * 2012-04-24 2014-08-13 江苏物联网研究发展中心 一种用于mems器件的自对准封装结构及其制造方法
DE102012206869B4 (de) * 2012-04-25 2021-05-27 Robert Bosch Gmbh Mikromechanisches Bauelement und Verfahren zur Herstellung eines mikromechanischen Bauelements
US9117715B2 (en) 2012-07-18 2015-08-25 Hong Kong Applied Science and Technology Research Institute Company Limited Wafer-level device packaging
NL2009757C2 (en) 2012-11-05 2014-05-08 Micronit Microfluidics Bv Method for forming an electrically conductive via in a substrate.
US9620473B1 (en) * 2013-01-18 2017-04-11 University Of Notre Dame Du Lac Quilt packaging system with interdigitated interconnecting nodules for inter-chip alignment
US9556015B1 (en) 2015-10-28 2017-01-31 Taiwan Semiconductor Manufacturing Co., Ltd. Substrate structure, semiconductor structure and method for fabricating the same
KR20170069806A (ko) 2015-12-11 2017-06-21 현대자동차주식회사 멤스센서의 제조방법
US10192850B1 (en) 2016-09-19 2019-01-29 Sitime Corporation Bonding process with inhibited oxide formation
CN107195637B (zh) * 2017-05-19 2020-12-01 京东方科技集团股份有限公司 显示面板的制造方法和显示面板
EP3499554A1 (de) * 2017-12-13 2019-06-19 Heraeus Deutschland GmbH & Co. KG Verfahren zur herstellung einer sandwichanordnung aus zwei bauelementen mit dazwischen befindlichem lot mittels heisspressens unterhalb der schmelztemperatur des lotmaterials einer lotvorform
KR20220132337A (ko) 2021-03-23 2022-09-30 삼성전자주식회사 반도체 패키지 및 그 제조 방법
CN114163145B (zh) * 2021-11-01 2023-12-01 中国科学院上海光学精密机械研究所 带金属电极的石英基底的封接方法及其专用夹具

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU645283B2 (en) * 1990-01-23 1994-01-13 Sumitomo Electric Industries, Ltd. Substrate for packaging a semiconductor device
FR2705832B1 (fr) * 1993-05-28 1995-06-30 Commissariat Energie Atomique Procédé de réalisation d'un cordon d'étanchéité et de tenue mécanique entre un substrat et une puce hybridée par billes sur le substrat.
JP3265889B2 (ja) * 1995-02-03 2002-03-18 松下電器産業株式会社 表面弾性波装置及びその製造方法
US5742100A (en) * 1995-03-27 1998-04-21 Motorola, Inc. Structure having flip-chip connected substrates
US6072236A (en) * 1996-03-07 2000-06-06 Micron Technology, Inc. Micromachined chip scale package
US5825092A (en) * 1996-05-20 1998-10-20 Harris Corporation Integrated circuit with an air bridge having a lid
US6040618A (en) * 1997-03-06 2000-03-21 Micron Technology, Inc. Multi-chip module employing a carrier substrate with micromachined alignment structures and method of forming
KR100442824B1 (ko) * 1997-05-12 2004-09-18 삼성전자주식회사 마이크로구조물소자및그제조방법
US6107109A (en) * 1997-12-18 2000-08-22 Micron Technology, Inc. Method for fabricating a semiconductor interconnect with laser machined electrical paths through substrate
RU2134498C1 (ru) * 1998-12-08 1999-08-10 Таран Александр Иванович Контактный узел
EP1203748B1 (de) * 2000-01-19 2007-05-09 Mitsubishi Denki Kabushiki Kaisha Mikrobauelement und dessen herstellungsverfahren
JP4415443B2 (ja) * 2000-02-07 2010-02-17 ヤマハ株式会社 集積回路装置とその製法、及び、半導体ウエハ乃至保護基板の積層体
US6459150B1 (en) * 2000-08-17 2002-10-01 Industrial Technology Research Institute Electronic substrate having an aperture position through a substrate, conductive pads, and an insulating layer
KR20020028020A (ko) * 2000-10-06 2002-04-15 박종섭 칩 사이즈 패키지

Also Published As

Publication number Publication date
CN1507023A (zh) 2004-06-23
DE60335936D1 (de) 2011-03-17
CN1260796C (zh) 2006-06-21
TWI234832B (en) 2005-06-21
US20040106294A1 (en) 2004-06-03
KR100447851B1 (ko) 2004-09-08
JP2004160654A (ja) 2004-06-10
EP1431242A3 (de) 2005-10-12
KR20040042924A (ko) 2004-05-22
EP1431242B1 (de) 2011-02-02
JP4012874B2 (ja) 2007-11-21
US6884650B2 (en) 2005-04-26
TW200425360A (en) 2004-11-16
EP1431242A2 (de) 2004-06-23

Similar Documents

Publication Publication Date Title
DE60335936D1 (de) Verbindungsstruktur und Verbindungsverfahren für Flip-chip MEMS Verkapselung
TWI319228B (en) Bond pad structure and method of forming the same
TWI453831B (zh) 半導體封裝結構及其製造方法
DE102004041514A1 (de) Verstärkte Lothügelstruktur, Herstellungsverfahren und Halbleiterbauelement
MY151533A (en) Substrate and process for semiconductor flip chip package
TW200639914A (en) Semiconductor device and fabrication method thereof
EP1871153A3 (de) Leitersubstrat und Herstellungsverfahren dafür sowie Halbleitervorrichtung
WO2006131843A3 (en) Method of removing the growth substrate of a semiconductor light-emitting device
SG100674A1 (en) Semiconductor device and manufacturing method of the same
TW200721410A (en) Integrated circuit device incorporating metallurigacal bond to enhance thermal conduction to a heat sink
JP2005500672A5 (de)
GB2438788B (en) Structure and method for fabricating flip chip devices
TW200731431A (en) Semiconductor device and manufacturing method therefor
JP2009105119A (ja) 半導体装置及びその製造方法
WO2008073738A3 (en) Stress-improved flip-chip semiconductor device having half-etched leadframe
JP4745073B2 (ja) 表面実装型発光素子の製造方法
US20090155958A1 (en) Robust die bonding process for led dies
TW200633246A (en) Semiconductor package having and optical device and the method of making the same
EP2009971A4 (de) Lotschicht, substrat für einen anordnungsübergang damit und prozess zum herstellen des substrats
WO2006132794A3 (en) A light-emitting device module with flip-chip configuration on a heat-dissipating substrate
ATE481734T1 (de) Selektive verbindung bei der ic-kapselung
TW200639981A (en) Integrated circuit packaging and method of making the same
TW200610111A (en) Method for bonding flip chip on leadframe
TW200507146A (en) Contact sheet for testing of electronic parts, testing device for electronic parts, testing method for electronic parts, manufacturing method for electronic parts, and the electronic parts
TW200419756A (en) Flip chip AU bump structure and method of manufacturing the same

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties