WO2006132794A3 - A light-emitting device module with flip-chip configuration on a heat-dissipating substrate - Google Patents

A light-emitting device module with flip-chip configuration on a heat-dissipating substrate Download PDF

Info

Publication number
WO2006132794A3
WO2006132794A3 PCT/US2006/019826 US2006019826W WO2006132794A3 WO 2006132794 A3 WO2006132794 A3 WO 2006132794A3 US 2006019826 W US2006019826 W US 2006019826W WO 2006132794 A3 WO2006132794 A3 WO 2006132794A3
Authority
WO
WIPO (PCT)
Prior art keywords
light
emitting device
substrate
heat
flip
Prior art date
Application number
PCT/US2006/019826
Other languages
French (fr)
Other versions
WO2006132794A2 (en
Inventor
Shen-Nan Tong
Original Assignee
Intex Recreation Corp
Shen-Nan Tong
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intex Recreation Corp, Shen-Nan Tong filed Critical Intex Recreation Corp
Publication of WO2006132794A2 publication Critical patent/WO2006132794A2/en
Publication of WO2006132794A3 publication Critical patent/WO2006132794A3/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/64Heat extraction or cooling elements
    • H01L33/647Heat extraction or cooling elements the elements conducting electric current to or from the semiconductor body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/62Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/24Coupling light guides
    • G02B6/42Coupling light guides with opto-electronic elements
    • G02B6/4201Packages, e.g. shape, construction, internal or external details
    • G02B6/4219Mechanical fixtures for holding or positioning the elements relative to each other in the couplings; Alignment methods for the elements, e.g. measuring or observing methods especially used therefor
    • G02B6/4228Passive alignment, i.e. without a detection of the degree of coupling or the position of the elements
    • G02B6/4232Passive alignment, i.e. without a detection of the degree of coupling or the position of the elements using the surface tension of fluid solder to align the elements, e.g. solder bump techniques
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00011Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12041LED
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/64Heat extraction or cooling elements
    • H01L33/642Heat extraction or cooling elements characterized by the shape

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Led Device Packages (AREA)

Abstract

A light-emitting device module comprising a substrate, having a top metal surface and a bottom metal surface, a light-emitting device chip, a heat-dissipating unit, wherein the light-emitting device chip is flip-chip bonded onto the substrate through bonding bumps which serve as electrical and thermal conductors, the substrate has through-holes in its thickness, each through-hole being underneath a bonding bump and each hole being plated with metal on its inner wall or filled with a thermal-conductive medium, the heat-dissipating unit is joined onto the bottom metal surface of the substrate and the substrate has a cavity formed on the top surface to accommodate the light-emitting device chip and is filled with an encapsulating material for encapsulating the light-emitting device chip.
PCT/US2006/019826 2005-06-03 2006-05-22 A light-emitting device module with flip-chip configuration on a heat-dissipating substrate WO2006132794A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CNU2005200839605U CN2814676Y (en) 2005-06-03 2005-06-03 Light-emitting diode packaging structure with groove substrate
CN200520083960.5 2005-06-03

Publications (2)

Publication Number Publication Date
WO2006132794A2 WO2006132794A2 (en) 2006-12-14
WO2006132794A3 true WO2006132794A3 (en) 2007-04-19

Family

ID=36949762

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2006/019826 WO2006132794A2 (en) 2005-06-03 2006-05-22 A light-emitting device module with flip-chip configuration on a heat-dissipating substrate

Country Status (2)

Country Link
CN (1) CN2814676Y (en)
WO (1) WO2006132794A2 (en)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010110572A2 (en) * 2009-03-24 2010-09-30 Kim Kang Light-emitting diode package
CN102082220A (en) * 2009-11-27 2011-06-01 李学富 LED and manufacturing process thereof
CN101834175B (en) * 2010-05-13 2015-07-15 中节能晶和照明有限公司 LED lighting COB (Chip on Board) packaging structure and bubble sphere
CN101958390A (en) * 2010-08-13 2011-01-26 李刚 Light-emitting chip packaging structure
KR101144351B1 (en) * 2010-09-30 2012-05-11 서울옵토디바이스주식회사 wafer level LED package and fabrication method thereof
CN102447018A (en) * 2010-10-12 2012-05-09 柏腾科技股份有限公司 Improved combination structure and combining method of baseplate and heat dissipating structure
CN102376699A (en) * 2011-06-17 2012-03-14 杭州华普永明光电股份有限公司 LED (Light Emitting Diode) module based on ceramic-based PCB (Printed Circuit Board) and manufacturing process thereof
CN102412246A (en) * 2011-06-17 2012-04-11 杭州华普永明光电股份有限公司 LED (Light-emitting diode) module based on metal matrix PCB (Printed Circuit Board) board and manufacture method thereof
CN102364684B (en) * 2011-06-17 2017-02-08 杭州华普永明光电股份有限公司 LED (Light-Emitting Diode) module and manufacturing process thereof
CN104124216A (en) * 2014-07-03 2014-10-29 天水华天科技股份有限公司 Substrate chip carrier CSP package and production method thereof
CN110391350B (en) * 2019-07-29 2022-08-05 云谷(固安)科技有限公司 Display panel and display device

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6949772B2 (en) * 2001-08-09 2005-09-27 Matsushita Electric Industrial Co., Ltd. LED illumination apparatus and card-type LED illumination source

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6949772B2 (en) * 2001-08-09 2005-09-27 Matsushita Electric Industrial Co., Ltd. LED illumination apparatus and card-type LED illumination source

Also Published As

Publication number Publication date
WO2006132794A2 (en) 2006-12-14
CN2814676Y (en) 2006-09-06

Similar Documents

Publication Publication Date Title
WO2006132794A3 (en) A light-emitting device module with flip-chip configuration on a heat-dissipating substrate
JP2009117611A5 (en)
TW200721410A (en) Integrated circuit device incorporating metallurigacal bond to enhance thermal conduction to a heat sink
WO2008149322A3 (en) Mount for a semiconductor light emitting device
JP2008525800A5 (en)
TWI256095B (en) Wafer level semiconductor package with build-up layer and process for fabricating the same
TWI264807B (en) Semiconductor package and method for manufacturing the same
MY151533A (en) Substrate and process for semiconductor flip chip package
JP2010147153A5 (en)
TW200727500A (en) Wafer level package for image sensor components and its fabricating method
WO2008112128A3 (en) Light emitting diode for harsh environments
TW200721400A (en) Cavity chip package
WO2009022461A1 (en) Circuit device, circuit device manufacturing method and portable device
WO2006118720A3 (en) Semiconductor assembly including chip scale package and second substrate and having exposed substrate surfaces on upper and lower sides
WO2006132795A3 (en) A light-emitting device module with a substrate and methods of forming it
TW200713524A (en) Bumpless chip package and fabricating process thereof
SG145666A1 (en) Semiconductor device package with die receiving through-hole and connecting through hole and method of the same
TW200735307A (en) Semiconductor device and method for manufacturing semiconductor device
TW200509324A (en) Semiconductor package structure
TW200507196A (en) Flip chip package structure
TW200627652A (en) Electronic package and method of manufacturing same
TW200717668A (en) Semiconductor device, method for manufacturing such semiconductor device and substrate for such semiconductor device
TWI256707B (en) Cavity-down multiple chip package
WO2009028596A1 (en) Passive element built-in substrate, manufacturing method, and semiconductor device
TW200743198A (en) COB type IC package for improving bonding of bumps embedded in substrate and method for fabricating the same

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 06760283

Country of ref document: EP

Kind code of ref document: A2