WO2022041957A1 - 存储器的调节方法、调节系统以及半导体器件 - Google Patents

存储器的调节方法、调节系统以及半导体器件 Download PDF

Info

Publication number
WO2022041957A1
WO2022041957A1 PCT/CN2021/100697 CN2021100697W WO2022041957A1 WO 2022041957 A1 WO2022041957 A1 WO 2022041957A1 CN 2021100697 W CN2021100697 W CN 2021100697W WO 2022041957 A1 WO2022041957 A1 WO 2022041957A1
Authority
WO
WIPO (PCT)
Prior art keywords
memory
transistor
temperature
bias voltage
body bias
Prior art date
Application number
PCT/CN2021/100697
Other languages
English (en)
French (fr)
Inventor
寗树梁
Original Assignee
长鑫存储技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 长鑫存储技术有限公司 filed Critical 长鑫存储技术有限公司
Priority to US17/449,573 priority Critical patent/US11735233B2/en
Publication of WO2022041957A1 publication Critical patent/WO2022041957A1/zh

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/04—Arrangements for writing information into, or reading information out from, a digital store with means for avoiding disturbances due to temperature effects
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/145—Applications of charge pumps; Boosted voltage circuits; Clamp circuits therefor
    • G11C5/146—Substrate bias generators
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1048—Data bus control circuits, e.g. precharging, presetting, equalising
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1096—Write circuits, e.g. I/O line write drivers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22—Control and timing of internal memory operations
    • G11C2207/2254—Calibration
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1063—Control signal output circuits, e.g. status or busy flags, feedback command signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/109—Control signal input circuits
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

  • the present application relates to the field of semiconductors, and in particular, to a memory regulation method, regulation system and semiconductor device.
  • memory is one of the key devices that determines system performance. It is like a temporary warehouse, responsible for the transfer and temporary storage of data.
  • the key performance indicator of the memory is the time for the memory to read/write data.
  • the data writing of the memory does not write the storage capacitor immediately, because the charging of the gate transistor and the capacitor must take a period of time, that is, the data writing of the memory requires a certain amount of time. In order to ensure the accuracy of data writing, sufficient data writing time will be reserved.
  • the actual data writing time of the memory will be affected by the temperature, which will cause the actual data writing time of the memory to be longer than the sufficient data writing time reserved, so that the data is not completely written to the storage capacitor.
  • Embodiments of the present application provide a memory adjustment method, an adjustment system, and a semiconductor device, by adjusting the actual data writing time of the memory to ensure that the actual data writing time is within a preset time, thereby ensuring that data is completely written to the storage capacitor .
  • the memory includes a transistor, a gate of the transistor is electrically connected to a word line of the memory, and one end of a source/drain of the transistor is connected to a bit line of the memory.
  • the other end is electrically connected to the storage capacitor of the memory, including: obtaining the mapping relationship between the temperature of the transistor, the body bias voltage of the transistor and the actual data writing time of the memory; obtaining the current temperature of the transistor; based on the current temperature and the mapping relationship
  • the body bias voltage is adjusted so that the actual data writing time corresponding to the adjusted body bias voltage is within the preset writing time.
  • the mapping relationship between the temperature of the transistor, the body bias voltage of the transistor and the actual data writing time is first obtained, and the actual data writing time is obtained according to the current temperature of the transistor.
  • Data writing time by adjusting the body bias voltage of the transistor to adjust the actual data writing time of the transistor at the current temperature, so that the adjusted data writing time is within the preset time to ensure that the data is written to the storage capacitor.
  • the method for adjusting the body bias voltage based on the current temperature and the mapping relationship includes: obtaining a preset temperature corresponding to a preset writing time; obtaining a temperature difference between the current temperature and the preset temperature; adjusting the temperature difference according to the temperature difference and the mapping relationship body bias voltage.
  • the following steps are further included: judging whether the temperature difference value exceeds the preset range; if the temperature difference value exceeds the preset range, execute the temperature difference value and the mapping relationship , adjust the body bias voltage.
  • the temperature difference exceeds the preset range, the actual data writing time is adjusted, which reduces unnecessary adjustment operations and saves adjustment costs.
  • the method for adjusting the body bias voltage according to the temperature difference value and the mapping relationship includes: obtaining the time difference between the actual data writing time corresponding to the current temperature and the preset writing time according to the mapping relationship; according to the mapping relationship and the time difference, adjust the body bias voltage to offset the time difference.
  • the preset range includes at least a first preset range and a second preset range, and the second preset range is greater than the first preset range; if the temperature difference exceeds the first preset range and does not exceed the second preset range, Increase or decrease the body bias voltage, and the amount of increase or decrease is the first preset value; if the temperature difference exceeds the second preset range, increase or decrease the body bias voltage, and the amount of increase or decrease is The second preset value, the second preset value is greater than the first preset value.
  • a specific adjustment method according to a preset range is provided in the embodiment of the present application.
  • the method for obtaining the mapping relationship between the temperature of the transistor, the body bias voltage of the transistor and the actual data writing time of the memory includes: obtaining a first mapping relationship between the temperature of the transistor and the actual data writing time of the memory; obtaining the body of the transistor The second mapping relationship between the bias voltage and the actual data writing time of the memory; based on the first mapping relationship and the second mapping relationship, the mapping relationship between the temperature of the transistor, the body bias voltage of the transistor, and the actual data writing time of the memory is obtained .
  • the temperature When the temperature is constant, obtain the changing relationship between the transistor body bias voltage and the actual data writing time of the memory, that is, the first mapping relationship; when the body bias voltage is constant, obtain the transistor temperature and the actual data writing time of the memory Based on the first mapping relationship and the second mapping relationship, the mapping relationship between the temperature of the transistor, the body bias voltage of the transistor and the writing time is obtained, and the data is in one-to-one correspondence to ensure that the actual data of the memory is written. the accuracy of the time control.
  • An embodiment of the present application also provides a memory adjustment system, including: a first acquisition module for acquiring the mapping relationship between the temperature of the transistor, the body bias voltage of the transistor, and the actual data writing time of the memory; a second acquisition module , used to obtain the current temperature of the transistor; the processing module is used to obtain the adjustment method of the body bias voltage based on the current temperature and the mapping relationship; the adjustment module is used to adjust the body bias voltage based on the adjustment method, so that the adjusted The actual data writing time of the memory corresponding to the body bias voltage is within the preset writing time.
  • the second acquisition module includes a temperature sensor provided in the memory.
  • the processing module includes: a comparison unit for acquiring a preset temperature corresponding to a preset writing time, and acquiring a temperature difference between the current temperature and the preset temperature; a processing unit for acquiring the temperature difference and the mapping relationship Body bias voltage regulation.
  • the processing module further includes: a judging unit for judging whether the temperature difference exceeds a preset range, and when the temperature difference exceeds the preset range, the processing unit is used for obtaining the adjustment of the body bias voltage according to the temperature difference and the mapping relationship Way.
  • the judging unit includes at least a first judging sub-unit and a second judging sub-unit; the first judging sub-unit is used for judging whether the temperature difference exceeds the first preset range; the second judging sub-unit is used for judging the temperature difference Whether it exceeds the second preset range; the second preset range is greater than the first preset range.
  • the first acquisition module includes: a first acquisition sub-module for acquiring a first mapping relationship between the temperature of the transistor and the actual data writing time of the memory; a second acquisition sub-module for acquiring the body bias voltage of the transistor and The second mapping relationship of the actual data writing time of the memory; the third obtaining sub-module, based on the first mapping relationship and the second mapping relationship, obtains the temperature of the transistor, the body bias voltage of the transistor, and the actual data writing time of the memory. Mapping relations.
  • Embodiments of the present application further provide a semiconductor device, including a memory, and the above-mentioned memory adjustment system.
  • the memory adjustment system adjusts the body bias voltage of the transistor based on the temperature of the transistor in the memory, so that the adjusted body bias voltage corresponds to The actual data writing time of the memory is within the preset writing time.
  • the first acquisition module obtains the mapping relationship between the temperature of the transistor, the body bias voltage of the transistor and the actual data writing time of the memory. , obtain the actual data writing time of the memory according to the current temperature of the transistor through the second obtaining module, obtain the body bias voltage adjustment mode of the transistor through the processing module, and then adjust the body bias voltage of the transistor through the adjustment module to adjust the current temperature of the transistor.
  • the actual data writing time of the lower memory is set, so that the adjusted data writing time of the memory is within the preset time to ensure that the data is completely written to the storage capacitor.
  • FIG. 1 is a schematic diagram of a connection structure of a memory transistor according to a first embodiment of the present application
  • FIG. 2 is a schematic structural diagram of a write sequence of a memory provided by the first embodiment of the present application
  • FIG. 3 is a schematic flowchart of a method for adjusting a memory provided by the first embodiment of the present application
  • FIG. 4 is a schematic flowchart of a method for adjusting a memory according to a second embodiment of the present application.
  • FIG. 5 is a schematic structural diagram of a memory adjustment system provided by a third embodiment of the present application.
  • the actual data writing time of the memory will be affected by the temperature, which will cause the actual data writing time of the memory to be longer than the sufficient data writing time reserved, so that the data is not completely written to the storage capacitor.
  • the first embodiment of the present application provides a method for adjusting a memory, including: acquiring a mapping relationship between the temperature of the transistor, the body bias voltage of the transistor, and the actual data writing time of the memory; acquiring the current temperature of the transistor ; Adjust the body bias voltage based on the current temperature and the mapping relationship, so that the actual data writing time of the memory corresponding to the adjusted body bias voltage is within the preset writing time.
  • FIG. 3 is a schematic flowchart corresponding to a method for adjusting a memory provided by an embodiment of the present application, and the method for adjusting a memory in this embodiment is specifically described below.
  • FIG. 1 is a schematic diagram of the structure of a single memory cell in the memory.
  • the memory has a plurality of storage capacitors (Capacitors), and the target storage capacitors are selected through a bit line structure (Bit Line, BL) and a word line structure (Word Line, WL), the word line structure is connected to the gate of the transistor (Transistor), the bit line structure is connected to one end of the source/drain of the transistor, and the other end of the source/drain of the transistor is connected to the storage capacitor.
  • the transistor plays the role of a switch (Switch), and the storage capacitor plays the role of storing data (Storage).
  • the transistor When the gate voltage input to the transistor in the word line structure is greater than the threshold voltage of the transistor, the transistor is turned on, and an electrical connection is formed between the storage capacitor and the bit line structure.
  • the storage capacitor When the voltage of the storage capacitor is lower than the voltage of the bit line structure, the storage capacitor is discharged, that is, the process of data reading; when the voltage of the storage capacitor is greater than the voltage of the bit line structure, the storage capacitor is charged, that is, the process of data writing.
  • FIG. 2 is a timing diagram of data writing in the memory. It should be noted that FIG. 2 is only a schematic diagram of the writing timing of a section of storage area, and does not constitute a limitation to the embodiments of the present application. The technical personnel understand the realization purpose of this scheme. As shown in the figure, T0 receives the command to execute data writing; since the storage contains many storage capacitors, it is necessary to find the target storage capacitor before executing data writing, that is, T1 to T9 are the addressing time; find the target After the storage capacitor, the write operation starts.
  • T9 ⁇ T11 is the execution of the write process; T11 ⁇ T23 is the time to ensure the complete execution of the write, that is, the write recovery delay (Write Recovery Time, tWR); In the charging process, after the data is written, the bit line structure needs to be precharged so that the memory can normally execute the next operation command, wherein T9 to T23 are the data write time of the memory.
  • a preset write time is set for the memory for data writing of the memory.
  • the actual data writing time of the memory is less than or equal to the preset writing time, the data writing of the memory is performed normally, and there is free time; when the actual data writing time of the memory is greater than the preset writing time, the stored data is written It cannot be executed normally; and if the preset write time is set too large, the read and write efficiency of the memory will be low.
  • the temperature of the transistor refers to the temperature of the transistor itself.
  • the adjustment method of the memory includes the following steps:
  • the embodiments of the present application mainly adjust the body bias voltage of the transistor to compensate for the influence of the temperature of the transistor on the actual data writing time of the memory, which does not mean that other conditions do not affect the actual data writing of the memory.
  • other conditions that affect the actual data writing time of the memory are kept unchanged by default.
  • Step 101 Obtain a first mapping relationship between temperature and actual data writing time.
  • the contact resistance R of the transistor increases, and the decrease in the temperature of the transistor increases the threshold voltage Vth of the transistor. Accordingly, the increase in the temperature of the transistor causes the contact resistance R of the transistor to decrease, and the increase in the temperature of the transistor causes the threshold voltage Vth of the transistor to decrease.
  • the threshold voltage Vth of the transistor is negatively correlated with the body bias voltage Vbb of the transistor, that is, as Vbb increases, Vth decreases, and when Vbb decreases, Vth increases.
  • the electrical connection between the bit line structure and the storage capacitor is formed when the transistor is turned on.
  • the transistor is turned on, that is, the gate voltage Vgs of the transistor is greater than Vth, and the difference between Vgs and Vth is Vgs-Vth.
  • Vgs-Vth the gate voltage of the transistor
  • Ids the source-drain current of the transistor
  • the threshold voltage Vth increases, the source-drain current Ids of the transistor decreases, and the actual data writing time of the memory increases; when the temperature of the transistor increases, the threshold voltage Vth decreases, and the source-drain current Ids of the transistor increases. larger, the actual data writing time of the memory becomes shorter.
  • the method for obtaining the first mapping relationship includes: keeping the body bias voltage of the transistor unchanged, changing the temperature of the transistor, and obtaining a first mapping relationship between the temperature of the transistor and the actual data writing time of the memory, wherein the first mapping The relationship is a two-dimensional mapping relationship, the independent variable is the temperature of the transistor, and the dependent variable is the actual data writing time of the memory. Then, change the body bias voltage of the transistor, keep the body bias voltage of the transistor unchanged after changing the body bias voltage of the transistor, change the temperature of the transistor, and obtain the first mapping relationship between the temperature of the transistor and the actual data writing time of the memory , so as to obtain the first mapping relationship between the actual data writing time of the memory and the temperature of the transistor under different body bias voltages.
  • Step 102 Obtain a second mapping relationship between the body bias voltage and the actual data writing time.
  • the bias voltage Vbb of the transistor Due to the bias voltage Vbb of the transistor, and the bias voltage Vbb is a negative value (the default is NMOS transistor), the pn junction between the substrate and the source is reversely biased, resulting in a large threshold voltage Vth of the transistor, resulting in The source-drain current Ids of the transistor is relatively small.
  • the body bias voltage Vbb of the transistor When the transistor is turned on, the body bias voltage Vbb of the transistor is increased, and the reverse bias of the pn junction between the transistor substrate and the source is slightly, thereby reducing the threshold voltage Vth of the transistor to increase Vgs-Vth, so that the transistor The source-drain current Ids increases, so that the data writing time of the storage capacitor becomes shorter; when the body bias voltage Vbb of the transistor is reduced, the reverse bias of the pn junction between the transistor substrate and the source is more serious, thereby increasing the The threshold voltage Vth of the transistor is reduced to reduce Vgs-Vth, so that the source-drain current Ids of the transistor is reduced, so that the data writing time of the storage capacitor becomes longer.
  • the method for acquiring the second mapping relationship includes: keeping the temperature of the transistor unchanged, changing the body bias voltage of the transistor, and acquiring the second mapping relationship between the body bias voltage of the transistor and the actual data writing time of the memory, wherein, The second mapping relationship is a two-dimensional mapping relationship, the independent variable is the body bias voltage of the transistor, and the dependent variable is the actual data writing time of the memory. Then, change the temperature of the transistor, keep the temperature of the transistor unchanged after changing the temperature of the transistor, change the body bias voltage of the transistor, and obtain the second mapping relationship between the body bias voltage of the transistor and the actual data writing time of the memory, thereby obtaining A second mapping relationship between the actual data writing time of the memory and the body bias voltage of the transistor at different temperatures.
  • Step 103 Obtain the mapping relationship between temperature, body bias voltage and actual data writing time.
  • mapping relationship between the temperature of the transistor, the body bias voltage of the transistor, and the actual data writing time of the memory is obtained, and the mapping relationship is a three-dimensional mapping relationship.
  • steps 101, 102 and 103 provide a specific method for obtaining the mapping relationship between the temperature of the transistor, the body bias voltage of the transistor, and the actual data writing time of the memory.
  • One-to-one correspondence ensures the accuracy of the regulation of the actual data writing time of the memory.
  • the above-mentioned mapping relationship can be obtained by directly regulating the relationship between the three.
  • Step 104 obtaining the current temperature of the transistor.
  • the current temperature of the transistor is acquired through a temperature sensor provided in the memory.
  • the current temperature of the transistor is directly obtained through the temperature sensor, and the obtained temperature is accurate and the error is small.
  • the current temperature of the transistor can also be obtained by obtaining the ambient temperature in which the memory operates.
  • Step 105 Obtain a preset temperature and a temperature difference between the current temperature and the preset temperature.
  • Step 106 Adjust the body bias voltage according to the temperature difference and the mapping relationship.
  • the method for adjusting the body bias voltage according to the temperature difference value and the mapping relationship includes the following steps:
  • Step 116 Obtain the time difference between the actual data writing time corresponding to the current temperature and the preset writing time.
  • the preset temperature of the transistor, the preset body bias voltage of the transistor, and the preset writing time of the transistor are set, wherein the preset temperature, the preset body bias voltage and the preset writing time are set. Time can also satisfy the above mapping relationship.
  • the time difference between the actual data writing time and the preset writing time of the memory under the current body bias voltage of the transistor is obtained. That is, the change in the actual data writing time of the memory caused by the temperature change is obtained.
  • Step 126 according to the mapping relationship and the time difference, adjust the body bias voltage to offset the time difference.
  • the actual data writing time of the memory changes, but this change is not conducive to the use of the memory, so it is necessary to regulate the body bias voltage of the transistor to stabilize the actual data writing time of the memory. That is, by adjusting the body bias voltage to offset the time difference, the actual data writing time of the memory is stabilized.
  • the temperature will affect the actual data writing time of the memory, first obtain the mapping relationship between the temperature of the transistor, the body bias voltage of the transistor and the actual data writing time of the memory.
  • the temperature obtains the actual data writing time of the memory, and adjusts the actual data writing time of the transistor at the current temperature by adjusting the body bias voltage of the transistor, so that the adjusted data writing time is within the preset time, ensuring the data completes writing to the storage capacitor.
  • the second embodiment of the present application relates to a method for adjusting a memory.
  • the difference from the first embodiment is that in this embodiment, before adjusting the body bias voltage according to the temperature difference, it is determined whether the temperature difference exceeds a preset range. When the value exceeds the preset range, the actual data writing time of the memory is adjusted, which reduces unnecessary adjustment operations and saves adjustment costs.
  • FIG. 4 is a schematic flowchart corresponding to a method for adjusting a memory provided by an embodiment of the present application, and the method for adjusting a memory in this embodiment is specifically described below.
  • the adjustment method of the memory includes the following steps:
  • Step 201 Obtain a first mapping relationship between temperature and actual data writing time.
  • Step 202 Obtain a second mapping relationship between the body bias voltage and the actual data writing time.
  • Step 203 Obtain the mapping relationship between temperature, body bias voltage and actual writing time.
  • Step 204 obtaining the current temperature of the transistor.
  • Step 205 Obtain a preset temperature and a temperature difference between the current temperature and the preset temperature.
  • steps 201 to 205 are the same as steps 101 to 105 in the first embodiment, and details are not repeated in this embodiment.
  • Step 206 whether the temperature difference exceeds a preset range.
  • This embodiment is also used to determine whether the temperature difference between the current temperature of the transistor and the preset temperature exceeds a preset range before adjusting the body bias voltage of the transistor.
  • the body bias voltage of the transistor is adjusted according to the temperature difference and the mapping relationship, that is, step 207 is performed.
  • Step 207 Adjust the body bias voltage according to the temperature difference and the mapping relationship.
  • the adjustment method is to increase the body bias voltage; if the current temperature is less than the preset temperature and exceeds the preset range, and the transistor is an N-type transistor, The adjustment method is to reduce the body bias voltage; if the current temperature is greater than the preset temperature and exceeds the preset range, and the transistor is a P-type transistor, the adjustment method is to reduce the body bias voltage; if the current temperature is less than the preset temperature and exceeds the preset range , and the transistor is a P-type transistor, and the adjustment method is to increase the body bias voltage.
  • this embodiment further divides the preset range, the preset range includes at least a first preset range and a second preset range, and the second preset range is larger than the first preset range.
  • the temperature difference exceeds the first preset range and does not exceed the second preset range, increase or decrease the body bias voltage, and the amount of increase or decrease is the first preset value; if the temperature difference exceeds the second preset value Set the range, increase or decrease the body bias voltage, the amount of increase or decrease is a second preset value, the second preset value is greater than the first preset value, and the first preset value and the second preset value
  • the value is a fixed value.
  • the preset range is divided into at least three sub-preset ranges, and by dividing into more sub-preset ranges, the accuracy of adjusting the actual data writing time to the memory is further improved.
  • the temperature will affect the actual data writing time of the memory, first obtain the mapping relationship between the temperature of the transistor, the body bias voltage of the transistor and the actual data writing time of the memory.
  • the temperature obtains the actual data writing time of the memory, and adjusts the actual data writing time of the transistor at the current temperature by adjusting the body bias voltage of the transistor, so that the adjusted data writing time is within the preset time, ensuring the data completes writing to the storage capacitor.
  • the third embodiment of the present application relates to a memory adjustment system.
  • the memory adjustment system 300 includes:
  • the first acquisition module 301 is configured to acquire the mapping relationship between the temperature of the transistor, the body bias voltage of the transistor, and the actual data writing time of the memory, where the mapping relationship is a three-dimensional mapping relationship.
  • the second obtaining module 302 is configured to obtain the current temperature of the transistor.
  • the current temperature of the transistor is acquired through a temperature sensor provided in the memory.
  • the current temperature of the transistor is directly obtained through the temperature sensor, and the obtained temperature is accurate and the error is small.
  • the current temperature of the transistor can also be obtained by obtaining the ambient temperature in which the memory operates.
  • the processing module 303 is configured to obtain the adjustment mode of the body bias voltage based on the current temperature and the mapping relationship.
  • the processing module includes: a comparison unit 313 and a processing unit 333 .
  • the comparison unit 313 is configured to obtain the preset temperature corresponding to the preset writing time, and obtain the temperature difference between the current temperature and the preset temperature.
  • the processing unit 333 is configured to obtain the adjustment mode of the body bias voltage according to the temperature difference value and the mapping relationship.
  • the preset temperature of the transistor, the preset body bias voltage of the transistor, and the preset writing time of the transistor are set, wherein the preset temperature, the preset body bias voltage and the preset writing time are set. It is assumed that the writing time can also satisfy the above mapping relationship.
  • the processing unit 333 obtains the time difference between the actual data writing time and the preset writing time of the memory under the current body bias voltage of the transistor according to the temperature difference between the current temperature and the preset temperature, that is, obtains the time difference caused by the temperature change. Variation of the actual data write time of the memory. Due to the temperature change of the transistor, the actual data writing time of the memory changes, but this change is not conducive to the use of the memory.
  • the body bias voltage of the transistor needs to be regulated by the processing unit 333 to stabilize the actual data writing of the memory. enter time. That is, according to the mapping relationship and the time difference, the body bias voltage is adjusted to offset the time difference, thereby stabilizing the actual data writing time of the memory.
  • the adjustment module 304 is configured to adjust the body bias voltage based on the adjustment method, so that the actual data writing time of the memory corresponding to the adjusted body bias voltage is within the preset writing time.
  • the first obtaining module 301 includes: a first obtaining sub-module 311 , a second obtaining sub-module 321 and a third obtaining sub-module 331 .
  • the first obtaining sub-module 311 is configured to obtain a first mapping relationship between the temperature of the transistor and the actual data writing time of the memory. Specifically, keeping the body bias voltage of the transistor unchanged, the first mapping relationship between the temperature of the transistor and the actual data writing time of the memory is obtained, wherein the independent variable is the temperature of the transistor, and the dependent variable is the actual data writing time of the memory,
  • the first mapping relationship is a two-dimensional mapping relationship.
  • the second obtaining sub-module 321 is configured to obtain a second mapping relationship between the body bias voltage of the transistor and the actual data writing time of the memory. Specifically, keeping the temperature of the transistor unchanged, a second mapping relationship between the body bias voltage of the transistor and the actual data writing time of the memory is obtained, where the independent variable is the body bias voltage of the transistor, and the dependent variable is the actual data writing time of the memory Entering time, the second mapping relationship is a two-dimensional mapping relationship.
  • the third acquisition sub-module 33 based on the first mapping relationship and the second mapping relationship, acquires the mapping relationship between the temperature of the transistor, the body bias voltage of the transistor, and the actual data writing time of the memory.
  • the processing module 303 further includes: a judging unit 323 for judging whether the temperature difference exceeds a preset range, and when the temperature difference exceeds the preset range, the processing unit 333 is used for obtaining according to the temperature difference and the mapping relationship Body bias voltage regulation.
  • the judging unit 323 includes at least a first judging sub-unit 305 and a second judging sub-unit 306 .
  • the judging unit 323 includes at least a first judging sub-unit 305 and a second judging sub-unit 306 .
  • the first judging subunit 305 is used for judging whether the temperature difference exceeds the first preset range.
  • the second determination subunit 306 is configured to determine whether the temperature difference exceeds a second preset range, and the second preset range is greater than the first preset range.
  • the judging unit includes at least three judging sub-units.
  • the first acquisition module obtains the mapping relationship between the temperature of the transistor, the body bias voltage of the transistor and the actual data writing time of the memory. , obtain the actual data writing time of the memory according to the current temperature of the transistor through the second obtaining module, obtain the body bias voltage adjustment mode of the transistor through the processing module, and then adjust the body bias voltage of the transistor through the adjustment module to adjust the current temperature of the transistor.
  • the actual data writing time of the lower memory is set, so that the adjusted data writing time is within the preset time to ensure that the data is completely written to the storage capacitor.
  • a logical unit may be a physical unit, a part of a physical unit, or multiple physical units.
  • a composite implementation of the unit in order to highlight the innovative part of the present application, this embodiment does not introduce units that are not closely related to solving the technical problem raised by the present application, but this does not mean that there are no other units in this embodiment.
  • first embodiment and the second embodiment correspond to this embodiment, this embodiment can be implemented in cooperation with the first embodiment and the second embodiment.
  • the relevant technical details mentioned in the first embodiment and the second embodiment are still valid in this embodiment, and the technical effects that can be achieved in the first embodiment and the second embodiment can also be realized in this embodiment. , in order to reduce repetition, no further description will be given here.
  • the related technical details mentioned in this embodiment can also be applied to the first embodiment and the second embodiment.
  • the fourth embodiment of the present application relates to a semiconductor device.
  • a semiconductor device including: a memory, and the memory adjustment system provided in the third embodiment, the memory adjustment system adjusts the body bias voltage of the transistor based on the temperature of the transistor in the memory, so that the adjusted body bias voltage corresponds to the actual state of the memory.
  • the data write time is within the preset write time.
  • first embodiment and the second embodiment correspond to this embodiment, this embodiment can be implemented in cooperation with the first embodiment and the second embodiment.
  • the relevant technical details mentioned in the first embodiment and the second embodiment are still valid in this embodiment, and the technical effects that can be achieved in the first embodiment and the second embodiment can also be realized in this embodiment. , in order to reduce repetition, no further description will be given here.
  • the related technical details mentioned in this embodiment can also be applied to the first embodiment and the second embodiment.
  • the mapping relationship between the temperature of the transistor, the body bias voltage of the transistor, and the actual data writing time of the memory is obtained; the current temperature of the transistor is obtained; the body bias voltage is adjusted based on the current temperature and the mapping relationship, so that the The actual data writing time corresponding to the adjusted body bias voltage is within the preset writing time.
  • the temperature will affect the actual data writing time of the memory, first obtain the mapping relationship between the temperature of the transistor, the body bias voltage of the transistor and the actual data writing time, and obtain the actual data writing time according to the current temperature of the transistor, By adjusting the body bias voltage of the transistor, the actual data writing time of the transistor at the current temperature is adjusted, so that the adjusted data writing time is within the preset time, and the data is completely written to the storage capacitor.

Abstract

本申请实施例提供一种存储器的调节方法、调节系统以及半导体器件，存储器的调节方法包括：获取晶体管的温度、晶体管的体偏置电压以及存储器的实际数据写入时间的映射关系；获取晶体管的当前温度；基于当前温度以及映射关系调整体偏置电压，以使调整后的体偏置电压对应的实际数据写入时间在预设写入时间内。由于温度会影响存储器的实际数据写入时间，首先获取晶体管的温度、晶体管的体偏置电压以及存储器的实际数据写入时间之间的映射关系，根据晶体管的当前温度获取存储器的实际数据写入时间，通过调整晶体管的体偏置电压以调整晶体管在当前温度下存储器的实际数据写入时间，以使调整后的数据写入时间在预设时间内，保证数据完成写入到存储电容。

Description

存储器的调节方法、调节系统以及半导体器件
相关申请的交叉引用
本申请要求在2020年08月27日提交中国专利局、申请号为202010880909.6、申请名称为“存储器的调节方法、调节系统以及半导体器件”的中国专利申请的优先权，其全部内容通过引用结合在本申请中。
技术领域
本申请涉及半导体领域，特别涉及一种存储器的调节方法、调节系统以及半导体器件。
背景技术
存储器作为计算机必不可少的三大件之一，存储器是决定系统性能的关键设备之一，它就像一个临时的仓库，负责数据的中转、暂存。
存储器的关键性能指标即存储器读/写数据的时间，存储器的数据写入并不是即时地写入存储电容，因为选通三极管与电容的充电必须要有一段时间，即存储器的数据写入需要一定的写入周期，为了保证数据的写入的准确性，都会预留出足够的数据写入时间。
然而，存储器的实际数据写入时间会受到温度的影响，会导致存储器的实际数据写入时间大于预留出足够的数据写入时间，从而导致数据并未完全写入到存储电容。
发明内容
本申请实施例提供一种存储器的调节方法、调节系统以及半导体器件，通过调节存储器的实际数据写入时间，以保证实际数据写入时间在预设时间内，从而保证数据完全写入到存储电容。
为解决上述技术问题，本申请的实施例提供了一种存储器的调节方法，存 储器包括晶体管，晶体管的栅极与存储器的字线电连接，晶体管的源极/漏极的一端与存储器的位线电连接，另一端与存储器的存储电容电连接，包括：获取晶体管的温度、晶体管的体偏置电压以及存储器的实际数据写入时间的映射关系；获取晶体管的当前温度；基于当前温度以及映射关系调整体偏置电压，以使调整后的体偏置电压对应的实际数据写入时间在预设写入时间内。
与现有技术相比，由于温度会影响存储器的实际数据写入时间，首先获取晶体管的温度、晶体管的体偏置电压以及实际数据写入时间之间的映射关系，根据晶体管的当前温度获取实际数据写入时间，通过调整晶体管的体偏置电压以调整晶体管在当前温度下的实际数据写入时间，以使调整后的数据写入时间在预设时间内，保证数据完成写入到存储电容。
另外，基于当前温度以及映射关系调整体偏置电压的方法包括：获取预设写入时间对应的预设温度；获取当前温度与预设温度的温度差值；根据温度差值与映射关系，调整体偏置电压。
另外，根据温度差值与映射关系，调整体偏置电压之前，还包括以下步骤：判断温度差值是否超过预设范围；若温度差值超过预设范围，则执行根据温度差值与映射关系，调整体偏置电压。当温度差值超过预设范围时才对实际数据写入时间进行调节，减少了不必要的调节操作，节约了调节成本。
另外，根据温度差值与映射关系，调整体偏置电压的方法，包括：根据映射关系，获取当前温度对应的实际数据写入时间与预设写入时间的时间差值；根据映射关系以及时间差值，调整体偏置电压，以抵消时间差值。本申请实施例给出的一种具体调节方式。
另外，预设范围至少包括第一预设范围和第二预设范围，第二预设范围大于第一预设范围；若温度差值超过第一预设范围且不超过第二预设范围，增大或减少体偏置电压，增大或者减少的量为第一预设值；若温度差值超过第二预设范围，增大或减小体偏置电压，增大或者减少的量为第二预设值，第二预设值大于第一预设值。本申请实施例给出的一种具体根据预设范围进行调节的方式。
另外，获取晶体管的温度、晶体管的体偏置电压以及存储器的实际数据写入时间的映射关系的方法包括：获取晶体管的温度与存储器的实际数据写入时间的第一映射关系；获取晶体管的体偏置电压与存储器的实际数据写入时间的第二映射关系；基于第一映射关系以及第二映射关系，获取晶体管的温度、晶体管的体偏置电压以及存储器的实际数据写入时间的映射关系。在温度一定时，获取晶体管体偏置电压与存储器的实际数据写入时间之间变化关系，即第一映射关系；在体偏置电压一定时，获取晶体管的温度与存储器的实际数据写入时间的变化关系，即第二映射关系；基于第一映射关系和第二映射关系获取晶体管的温度、晶体管的体偏置电压与写入时间的映射关系，数据一一对应，确保存储器的实际数据写入时间调控的准确性。
本申请实施例还提供了一种存储器的调节系统，包括：第一获取模块，用于获取晶体管的温度、晶体管的体偏置电压以及存储器的实际数据写入时间的映射关系；第二获取模块，用于获取晶体管的当前温度；处理模块，用于基于当前温度以及映射关系，获取体偏置电压的调节方式；调节模块，用于基于调节方式，调整体偏置电压，以使调整后的体偏置电压对应的存储器的实际数据写入时间在预设写入时间内。
另外，第二获取模块包括设置在存储器中的温度传感器。
另外，处理模块包括：比较单元，用于获取预设写入时间对应的预设温度，并获取当前温度与预设温度的温度差值；处理单元，用于根据温度差值与映射关系，获取体偏置电压的调节方式。
另外，处理模块还包括：判断单元，用于判断温度差值是否超过预设范围，当温度差值超过预设范围，处理单元用于根据温度差值与映射关系，获取体偏置电压的调节方式。
另外，判断单元至少包括第一判断子单元和第二判断子单元；第一判断子单元用于，判断温度差值是否超过第一预设范围；第二判断子单元用于，判断温度差值是否超过第二预设范围；第二预设范围大于第一预设范围。
另外，第一获取模块包括：第一获取子模块，用于获取晶体管的温度与存 储器的实际数据写入时间的第一映射关系；第二获取子模块，用于获取晶体管的体偏置电压与存储器的实际数据写入时间的第二映射关系；第三获取子模块，基于第一映射关系以及第二映射关系，获取晶体管的温度、晶体管的体偏置电压以及存储器的实际数据写入时间的映射关系。
本申请实施例还提供了一种半导体器件，包括存储器，以及上述存储器调节系统，存储器调节系统基于存储器中晶体管的温度，调节晶体管的体偏置电压，以使调整后的体偏置电压对应的存储器的实际数据写入时间在预设写入时间内。
相比于现有技术而言，由于温度会影响存储器的实际数据写入时间，通过第一获取模块获取晶体管的温度、晶体管的体偏置电压以及存储器的实际数据写入时间之间的映射关系，通过第二获取模块根据晶体管的当前温度获取存储器的实际数据写入时间，通过处理模块获取晶体管的体偏置电压调节方式，然后通过调节模块调整晶体管的体偏置电压以调整晶体管在当前温度下存储器的实际数据写入时间，以使调整后的存储器的数据写入时间在预设时间内，保证数据完成写入到存储电容。
附图说明
一个或多个实施例通过与之对应的附图中的图片进行示例性说明，除非有特别申明，附图中的图不构成比例限制。
图1为本申请第一实施例提供的存储器晶体管的连接结构示意图；
图2为本申请第一实施例提供的存储器的写入时序的结构示意图；
图3为本申请第一实施例提供的存储器的调节方法的流程示意图；
图4为本申请第二实施例提供的存储器的调节方法的流程示意图；
图5为本申请第三实施例提供的存储器的调节系统的结构示意图。
具体实施方式
存储器的实际数据写入时间会受到温度的影响，会导致存储器的实际数据 写入时间大于预留出足够的数据写入时间，从而导致数据并未完全写入到存储电容。
为解决上述问题，本申请第一实施例提供了一种存储器的调节方法，包括：获取晶体管的温度、晶体管的体偏置电压以及存储器的实际数据写入时间的映射关系；获取晶体管的当前温度；基于当前温度以及映射关系调整体偏置电压，以使调整后的体偏置电压对应的存储器的实际数据写入时间在预设写入时间内。
为使本申请实施例的目的、技术方案和优点更加清楚，下面将结合附图对本申请的各实施例进行详细的阐述。然而，本领域的普通技术人员可以理解，在本申请各实施例中，为了使读者更好地理解本申请而提出了许多技术细节。但是，即使没有这些技术细节和基于以下各实施例的种种变化和修改，也可以实现本申请所要求保护的技术方案。以下各个实施例的划分是为了描述方便，不应对本申请的具体实现方式构成任何限定，各个实施例在不矛盾的前提下可以相互结合，相互引用。
图3为本申请实施例提供的存储器的调节方法对应的流程示意图，下面对本实施例的存储器的调节方法进行具体说明。
参考图1，图1为存储器中单个存储单元的结构示意图，存储器中具有多个存储电容(Capacitor)，选取目标存储电容是通过位线结构(Bit Line，BL)以及字线结构(Word Line，WL)实现的，字线结构连接晶体管(Transistor)的栅极，位线结构连接晶体管的源极/漏极的其中一端，晶体管的源极/漏极的另一端连接存储电容。以此种方式形成的连接结构中，晶体管起到开关(Switch)的作用，存储电容起到存储数据(Storage)的作用。当字线结构中输入到晶体管的栅电压大于晶体管的阈值电压时，晶体管导通，存储电容与位线结构之间形成电连接。当存储电容的电压小于位线结构的电压，存储电容放电，即数据读取的过程；当存储电容的电压大于位线结构的电压，存储电容充电，即数据写入的过程。由上述内容可知存储器的数据读取/写入是通过对存储器中对存储电容的充/放电实现的。而充电需要一定的时间来保证充电过程的执行，即存储 器中对数据的写入需要预留出一定的时间来保证数据的完全写入。
参考图2，图2为存储器中进行数据写入的时序图，需要说明的是，图2仅为一段存储区写入时序的示意图，并不构成对本申请实施例的限定，目的在于使本领域技术人员了解本方案的实现目的。如图所示，T0时刻接接收到执行数据写入的命令；由于存储中包含很多存储电容，因此在执行数据写入前需要找到目标存储电容，即T1～T9为寻址时间；寻找到目标存储电容后即开始执行写入操作，T9～T11为写入过程的执行；T11～T23为保证写入的完整执行空余的时间，即写回延迟(Write Recovery Time，tWR)；T23之后与预充电过程，数据写入后，需要对位线结构进行预充电，才能使得存储器能够正常执行下一个操作命令，其中T9～T23都为存储器的数据写入时间。
在存储器工作之前，会对存储器设定一个预设写入时间，用于存储器的数据写入。存储器在实际工作过程中，由于晶体管的温度、晶体管的体偏置电压等因素的影响，会影响存储器的实际数据写入时间。当存储器的实际数据写入时间小于等于预设写入时间，存储器的数据写入正常执行，此时存在空余时间；当存储器的实际数据写入时间大于预设写入时间，存储的数据写入无法正常执行；且预设写入时间若设置过大，会导致存储器的读写效率较低。需要说明的时，在本申请实施例中，晶体管的温度指晶体管的本身温度。
参考图3，存储器的调节方法，包括以下步骤：
需要说明的时，本申请实施例主要通过调控晶体管的体偏置电压，来补偿晶体管的温度对存储器的实际数据写入时间带来的影响，并不代表其他条件并不影响存储器的实际数据写入时间，在本申请实施例中，除了晶体管的温度以及晶体管的体偏置电压，其他影响存储器的实际数据写入时间的条件，默认为保持不变的状态。
步骤101，获取温度与实际数据写入时间的第一映射关系。
由于晶体管的温度降低会导致晶体管的接触电阻R变大，且晶体管的温度降低会导致会晶体管的阈值电压Vth变大。相应地，晶体管的温度升高会导致会晶体管的接触电阻R变小，且晶体管的温度升高会导致会晶体管的阈值电压 Vth变小。当温度一定时，晶体管的阈值电压Vth与晶体管的体偏置电压Vbb呈负相关，即Vbb增大Vth减小，Vbb减小Vth增大。
由前文的结构描述可知，当晶体管导通时，位线结构才与存储电容之间形成电连接，晶体管导通即晶体管的栅电压Vgs大于Vth，且Vgs与Vth之间的差值Vgs-Vth与晶体管的源漏电流Ids呈正相关，即Vgs与Vth的差值Vgs-Vth越大，Ids越大，Ids为存储电容的充电电流，Ids越大，存储器的实际数据写入时间越短。
即晶体管的温度降低，阈值电压Vth变大，晶体管的源漏电流Ids减小，存储器的实际数据写入时间变长；晶体管的温度升高，阈值电压Vth变小，晶体管的源漏电流Ids增大，存储器的实际数据写入时间变短。
具体地，获取第一映射关系的方法包括：保持晶体管的体偏置电压不变，改变晶体管的温度，获取晶体管的温度与存储器的实际数据写入时间的第一映射关系，其中，第一映射关系为二维映射关系，自变量为晶体管的温度，因变量为存储器的实际数据写入时间。然后，改变晶体管的体偏置电压，改变晶体管的体偏置电压后保持晶体管的体偏置电压不变，改变晶体管的温度，获取晶体管的温度与存储器的实际数据写入时间的第一映射关系，从而获取不同体偏置电压下存储器的实际数据写入时间随晶体管的温度变化的第一映射关系。
步骤102，获取体偏置电压与实际数据写入时间的第二映射关系。
由于晶体管的偏置电压Vbb，且偏置电压Vbb为一个负值(默认为NMOS管)，使得衬底与源极之间的p-n结反偏，从而导致晶体管的阈值电压Vth偏大，从而导致晶体管的源漏电流Ids偏小。
当晶体管导通时，增大晶体管的体偏置电压Vbb，晶体管衬底与源极之间的p-n结反偏程度越轻微，从而减少晶体管的阈值电压Vth，以增大Vgs-Vth，使得晶体管的源漏电流Ids增大，从而使得存储电容的数据写入时间变小；减小晶体管的体偏置电压Vbb，晶体管衬底与源极之间的p-n结反偏程度越严重，从而增大晶体管的阈值电压Vth，以减小Vgs-Vth，使得晶体管的源漏电流Ids减小，从而使得存储电容的数据写入时间变长。
具体地，获取第二映射关系的方法包括：保持晶体管的温度不变，改变晶体管的体偏置电压，获取晶体管的体偏置电压与存储器的实际数据写入时间的第二映射关系，其中，第二映射关系为二维映射关系，自变量为晶体管的体偏置电压，因变量为存储器的实际数据写入时间。然后，改变晶体管的温度，改变晶体管的温度后保持晶体管的温度不变，改变晶体管的体偏置电压，获取晶体管的体偏置电压与存储器的实际数据写入时间的第二映射关系，从而获取不同温度下存储器的实际数据写入时间随晶体管的体偏置电压变化的第二映射关系。
步骤103，获取温度、体偏置电压和实际数据写入时间的映射关系。
具体地，基于第一映射关系以及以及第二映射关系，获取晶体管的温度、晶体管的体偏置电压以及存储器的实际数据写入时间的映射关系，映射关系为三维映射关系。
需要说明的是，本实施例中步骤101、步骤102以及步骤103给出了一种获取晶体管的温度、晶体管的体偏置电压以及存储器的实际数据写入时间的映射关系的具体方法，数据一一对应，确保存储器的实际数据写入时间调控的准确性，在其他实施例中可以直接通过调控三者之间的关系，以获取上述映射关系。
步骤104，获取晶体管的当前温度。
具体地，在本实施例中通过设置在存储器中的温度传感器获取晶体管的当前温度。通过温度传感器直接获取晶体管的当前温度，获取的温度准确，误差较小。在其他实施例中，还可以通过获取存储器工作的环境温度以获取晶体管的当前温度。
步骤105，获取预设温度，以及当前温度与预设温度的温度差值。
步骤106，根据温度差值与映射关系，调整体偏置电压。在本实施例中，根据温度差值与映射关系调整体偏置电压的方式包括以下步骤：
步骤116，获取当前温度对应的实际数据写入时间与预设写入时间的时间差值。
存储器在上电工作之前会设置有晶体管的预设温度，晶体管的预设体偏置电压，以及晶体管的预设写入时间，其中，预设温度，预设体偏置电压以及预设写入时间也可以满足上述映射关系。
根据当前温度与预设温度的温度差值，获取晶体管在当前体偏置电压下，存储器的实际数据写入时间与预设写入时间的时间差值。即获取因温度变化导致的存储器的实际数据写入时间的变化。
步骤126，根据映射关系以及时间差值，调整体偏置电压，以抵消时间差值。
由于晶体管的温度变化，导致了存储器的实际数据写入时间发生变化，但这一改变并不是有利于存储器使用的，因此需要通过调控晶体管的体偏置电压以稳定存储器的实际数据写入时间。即通过调整体偏置电压，以抵消时间差值，从而稳定存储器的实际数据写入时间。
相对于现有技术而言，由于温度会影响存储器的实际数据写入时间，首先获取晶体管的温度、晶体管的体偏置电压以及存储器的实际数据写入时间之间的映射关系，根据晶体管的当前温度获取存储器的实际数据写入时间，通过调整晶体管的体偏置电压以调整晶体管在当前温度下存储器的实际数据写入时间，以使调整后的数据写入时间在预设时间内，保证数据完成写入到存储电容。
上面各种步骤划分，只是为了描述清楚，实现时可以合并为一个步骤或者对某些步骤进行拆分，分解为多个步骤，只要包括相同的逻辑关系，都在本申请的保护范围内；对流程中添加无关紧要的修改或者引入无关紧要的设计，但不改变其流程的核心设计都在该申请的保护范围内。
本申请第二实施例涉及一种存储器的调节方法，与第一实施例不同的是本实施里在根据温度差值调控体偏置电压之前会判断温度差值是否超过预设范围，当温度差值超值超过预设范围时才对存储器的实际数据写入时间进行调节，减少了不必要的调节操作，节约了调节成本。
图4为本申请实施例提供的存储器的调节方法对应的流程示意图，下面对本实施例的存储器的调节方法进行具体说明。
参考图4，存储器的调节方法，包括以下步骤：
步骤201，获取温度与实际数据写入时间的第一映射关系。
步骤202，获取体偏置电压与实际数据写入时间的第二映射关系。
步骤203，获取温度、体偏置电压以及实际写入时间的映射关系。
步骤204，获取晶体管的当前温度。
步骤205，获取预设温度，以及当前温度与预设温度的温度差值。
其中，步骤201～步骤205同第一实施例中的步骤101～步骤105，本实施例不再赘述。
步骤206，温度差值是否超过预设范围。
本实施例在对晶体管的体偏置电压进行调整前还用于判断晶体管的当前温度与预设温度的温度差值是否超过预设范围。
若温度差值超过预设范围，则执行根据温度差值与映射关系，调整晶体管的体偏置电压，即执行步骤207。
步骤207，根据温度差值与映射关系，调整体偏置电压。
具体地，若当前温度大于预设温度超过预设范围，且晶体管为N型晶体管，调节方式为增大体偏置电压；若当前温度小于预设温度超过预设范围，且晶体管为N型晶体管，调节方式为减小体偏置电压；若当前温度大于预设温度超过预设范围，且晶体管为P型晶体管，调节方式为减小体偏置电压；若当前温度小于预设温度超过预设范围，且晶体管为P型晶体管，调节方式为增大体偏置电压。
进一步地，本实施例还对预设范围进行了划分，预设范围至少包括第一预设范围和第二预设范围，第二预设范围大于第一预设范围。
若温度差值超过第一预设范围且不超过第二预设范围，增大或减少体偏置电压，增大或减小的量为第一预设值；若温度差值超过第二预设范围，增大或减小体偏置电压，增大或减小的量为第二预设值，第二预设值大于第一预设值，且第一预设值和第二预设值为定值。通过对预设分为进行分段调控，在节约调节成本的基础上，提高了对存储器的实际数据写入时间调节的准确性。
需要说明的是，在其他实施例中，预设范围被划分为至少三个子预设范围，通过划分为更多的子预设范围，进一步提高对存储器的实际数据写入时间调节的准确性。
相对于现有技术而言，由于温度会影响存储器的实际数据写入时间，首先获取晶体管的温度、晶体管的体偏置电压以及存储器的实际数据写入时间之间的映射关系，根据晶体管的当前温度获取存储器的实际数据写入时间，通过调整晶体管的体偏置电压以调整晶体管在当前温度下存储器的实际数据写入时间，以使调整后的数据写入时间在预设时间内，保证数据完成写入到存储电容。
上面各种步骤划分，只是为了描述清楚，实现时可以合并为一个步骤或者对某些步骤进行拆分，分解为多个步骤，只要包括相同的逻辑关系，都在本申请的保护范围内；对流程中添加无关紧要的修改或者引入无关紧要的设计，但不改变其流程的核心设计都在该申请的保护范围内。
本申请第三实施例涉及一种存储器的调节系统。
参考图5，以下将结合附图对本实施例提供的存储器的调节系统进行详细说明，与第一实施例和第二实施例相同或相应的部分，以下将不做详细赘述。
存储器的调节系统300，包括：
第一获取模块301，用于获取晶体管的温度、晶体管的体偏置电压以及存储器的实际数据写入时间的映射关系，其中，映射关系为三维映射关系。
第二获取模块302，用于获取晶体管的当前温度。
具体地，在本实施例中通过设置在存储器中的温度传感器获取晶体管的当前温度。通过温度传感器直接获取晶体管的当前温度，获取的温度准确，误差较小。在其他实施例中，还可以通过获取存储器工作的环境温度以获取晶体管的当前温度。
处理模块303，用于基于当前温度以及映射关系，获取体偏置电压的调节方式。
在本实施例中，处理模块包括：比较单元313和处理单元333。
比较单元313，用于获取预设写入时间对应的预设温度，并获取当前温度 与预设温度的温度差值。
处理单元333，用于根据温度差值与映射关系，获取体偏置电压的调节方式。
具体地，存储器在上电工作之前会设置有晶体管的预设温度，晶体管的预设体偏置电压，以及晶体管的预设写入时间，其中，预设温度，预设体偏置电压以及预设写入时间也可以满足上述映射关系。处理单元333根据当前温度与预设温度的温度差值，获取晶体管在当前体偏置电压下，存储器的实际数据写入时间与预设写入时间的时间差值，即获取因温度变化导致的存储器的实际数据写入时间的变化。由于晶体管的温度变化，导致了存储器的实际数据写入时间发生变化，但这一改变并不是有利于存储器使用的，因此需要通过处理单元333调控晶体管的体偏置电压以稳定存储器的实际数据写入时间。即根据映射关系以及时间差值，调整体偏置电压，以抵消时间差值，从而稳定存储器的实际数据写入时间。
调节模块304，用于基于调节方式，调整体偏置电压，以使调整后的体偏置电压对应的存储器的实际数据写入时间在预设写入时间内。
在一个例子中，第一获取模块301包括：第一获取子模块311、第二获取子模块321和第三获取子模块331。
第一获取子模块311，用于获取晶体管的温度与存储器的实际数据写入时间的第一映射关系。具体地，保持晶体管的体偏置电压不变，获取晶体管的温度与存储器的实际数据写入时间的第一映射关系，其中自变量为晶体管的温度，因变量为存储器的实际数据写入时间，第一映射关系为二维映射关系。
第二获取子模块321，用于获取晶体管的体偏置电压与存储器的实际数据写入时间的第二映射关系。具体地，保持晶体管的温度不变，获取晶体管的体偏置电压与存储器的实际数据写入时间的第二映射关系，其中自变量为晶体管的体偏置电压，因变量为存储器的实际数据写入时间，第二映射关系为二维映射关系。
第三获取子模块331，基于第一映射关系以及第二映射关系，获取晶体管 的温度、晶体管的体偏置电压以及存储器的实际数据写入时间的映射关系。
在一个例子中，处理模块303还包括：判断单元323，用于判断温度差值是否超过预设范围，当温度差值超过预设范围，处理单元333用于根据温度差值与映射关系，获取体偏置电压的调节方式。
具体地，判断单元323至少包括第一判断子单元305和第二判断子单元306。通过对预设分为进行分段调控，在节约调节成本的基础上，提高了对存储器的实际数据写入时间调节的准确性。
第一判断子单元305，用于判断温度差值是否超过第一预设范围。
第二判断子单元306，用于判断温度差值是否超过第二预设范围，第二预设范围大于第一预设范围。
需要说明的是，在其他实施例中，判断单元包括至少三个判断子单元，通过将预设范围划分为至少三个子预设范围，通过划分为更多的子预设范围，进一步提高对存储器的实际数据写入时间调节的准确性。
相比于现有技术而言，由于温度会影响存储器的实际数据写入时间，通过第一获取模块获取晶体管的温度、晶体管的体偏置电压以及存储器的实际数据写入时间之间的映射关系，通过第二获取模块根据晶体管的当前温度获取存储器的实际数据写入时间，通过处理模块获取晶体管的体偏置电压调节方式，然后通过调节模块调整晶体管的体偏置电压以调整晶体管在当前温度下存储器的实际数据写入时间，以使调整后的数据写入时间在预设时间内，保证数据完成写入到存储电容。
值得一提的是，本实施例中所涉及到的各模块均为逻辑模块，在实际应用中，一个逻辑单元可以是一个物理单元，也可以是一个物理单元的一部分，还可以以多个物理单元的组合实现。此外，为了突出本申请的创新部分，本实施例中并没有将与解决本申请所提出的技术问题关系不太密切的单元引入，但这并不表明本实施例中不存在其它的单元。
由于第一实施例和第二实施例与本实施例相互对应，因此本实施例可与第一实施例和第二实施例互相配合实施。第一实施例和第二实施例中提到的相关 技术细节在本实施例中依然有效，在第一实施例和第二实施例中所能达到的技术效果在本实施例中也同样可以实现，为了减少重复，这里不再赘述。相应地，本实施例中提到的相关技术细节也可应用在第一实施例和第二实施例中。
本申请第四实施例涉及一种半导体器件。
半导体器件，包括：存储器，以及第三实施例提供的存储器调节系统，存储器调节系统基于存储器中晶体管的温度，调节晶体管的体偏置电压，以使调整后的体偏置电压对应的存储器的实际数据写入时间在预设写入时间内。
由于第一实施例和第二实施例与本实施例相互对应，因此本实施例可与第一实施例和第二实施例互相配合实施。第一实施例和第二实施例中提到的相关技术细节在本实施例中依然有效，在第一实施例和第二实施例中所能达到的技术效果在本实施例中也同样可以实现，为了减少重复，这里不再赘述。相应地，本实施例中提到的相关技术细节也可应用在第一实施例和第二实施例中。
本领域的普通技术人员可以理解，上述各实施例是实现本申请的具体实施例，而在实际应用中，可以在形式上和细节上对其作各种改变，而不偏离本申请的精神和范围。
工业实用性
本申请实施例中，通过获取晶体管的温度、晶体管的体偏置电压以及存储器的实际数据写入时间的映射关系；获取晶体管的当前温度；基于当前温度以及映射关系调整体偏置电压，以使调整后的体偏置电压对应的实际数据写入时间在预设写入时间内。这样，由于温度会影响存储器的实际数据写入时间，首先获取晶体管的温度、晶体管的体偏置电压以及实际数据写入时间之间的映射关系，根据晶体管的当前温度获取实际数据写入时间，通过调整晶体管的体偏置电压以调整晶体管在当前温度下的实际数据写入时间，以使调整后的数据写入时间在预设时间内，保证数据完成写入到存储电容。

Claims (13)

  1. 一种存储器的调节方法，所述存储器包括晶体管，所述晶体管的栅极与存储器的字线电连接，所述晶体管的源极/漏极的一端与存储器的位线电连接，另一端与存储器的存储电容电连接，包括：
    获取所述晶体管的温度、所述晶体管的体偏置电压以及存储器的实际数据写入时间的映射关系；
    获取所述晶体管的当前温度；
    基于所述当前温度以及所述映射关系调整所述体偏置电压，以使调整后的所述体偏置电压对应的所述实际数据写入时间在预设写入时间内。
  2. 根据权利要求1所述的存储器的调节方法，其中，基于所述当前温度以及所述映射关系调整所述体偏置电压的方法包括：
    获取预设写入时间对应的预设温度；
    获取所述当前温度与所述预设温度的温度差值；
    根据所述温度差值与所述映射关系，调整所述体偏置电压。
  3. 根据权利要求2所述的存储器的调节方法，其中，根据所述温度差值与所述映射关系，调整所述体偏置电压之前，还包括以下步骤：
    判断所述温度差值是否超过预设范围；
    若所述温度差值超过所述预设范围，则执行所述根据所述温度差值与所述映射关系，调整所述体偏置电压。
  4. 根据权利要求2或3所述的存储器的调节方法，其中，根据所述温度差值与所述映射关系，调整所述体偏置电压的方法，包括：
    根据所述映射关系，获取所述当前温度对应的所述实际数据写入时间与所述预设写入时间的时间差值；
    根据所述映射关系以及所述时间差值，调整所述体偏置电压，以抵消所述时间差值。
  5. 根据权利要求3所述的存储器的调节方法，其中，所述预设范围至少包 括第一预设范围和第二预设范围，所述第二预设范围大于所述第一预设范围；
    若所述温度差值超过所述第一预设范围且不超过所述第二预设范围，增大或减少所述体偏置电压，增大或者减少的量为第一预设值；
    若所述温度差值超过所述第二预设范围，增大或减小所述体偏置电压，增大或者减少的量为第二预设值，所述第二预设值大于所述第一预设值。
  6. 根据权利要求1所述的存储器的调节方法，其中，获取所述晶体管的温度、所述晶体管的体偏置电压以及存储器的实际数据写入时间的映射关系的方法包括：
    获取所述晶体管的温度与所述存储器的实际数据写入时间的第一映射关系；
    获取所述晶体管的体偏置电压与所述存储器的实际数据写入时间的第二映射关系；
    基于所述第一映射关系以及所述第二映射关系，获取所述晶体管的温度、所述晶体管的体偏置电压以及所述存储器的实际数据写入时间的映射关系。
  7. 一种存储器的调节系统，应用于存储器，包括：
    第一获取模块，用于获取晶体管的温度、晶体管的体偏置电压以及存储器的实际数据写入时间的映射关系；
    第二获取模块，用于获取所述晶体管的当前温度；
    处理模块，用于基于所述当前温度以及所述映射关系，获取所述体偏置电压的调节方式；
    调节模块，用于基于所述调节方式，调整所述体偏置电压，以使调整后的所述体偏置电压对应的所述存储器的实际数据写入时间在预设写入时间内。
  8. 根据权利要求7所述的存储器的调节系统，其中，所述第二获取模块包括设置在所述存储器中的温度传感器。
  9. 根据权利要求7所述的存储器的调节系统，其中，所述处理模块包括：
    比较单元，用于获取所述预设写入时间对应的预设温度，并获取所述当前温度与所述预设温度的温度差值；
    处理单元，用于根据所述温度差值与所述映射关系，获取所述体偏置电压的调节方式。
  10. 根据权利要求9所述的存储器的调节系统，其中，所述处理模块还包括：判断单元，用于判断所述温度差值是否超过预设范围，当所述温度差值超过所述预设范围，所述处理单元用于根据所述温度差值与所述映射关系，获取所述体偏置电压的调节方式。
  11. 根据权利要求10所述的存储器的调节系统，其中，所述判断单元至少包括第一判断子单元和第二判断子单元；
    所述第一判断子单元用于，判断所述温度差值是否超过第一预设范围；
    所述第二判断子单元用于，判断所述温度差值是否超过第二预设范围；
    所述第二预设范围大于所述第一预设范围。
  12. 根据权利要求7所述的存储器的调节系统，其中，所述第一获取模块包括：
    第一获取子模块，用于获取所述晶体管的温度与所述存储器的实际数据写入时间的第一映射关系；
    第二获取子模块，用于获取所述晶体管的体偏置电压与所述存储器的实际数据写入时间的第二映射关系；
    第三获取子模块，基于所述第一映射关系以及所述第二映射关系，获取所述晶体管的温度、所述晶体管的体偏置电压以及存储器的实际数据写入时间的映射关系。
  13. 一种半导体器件，包括存储器，以及权利要求7～12任一项所述的存储器调节系统，所述存储器调节系统基于所述存储器中晶体管的温度，调节所述晶体管的体偏置电压，以使调整后的所述体偏置电压对应的所述存储器的实际数据写入时间在预设写入时间内。
PCT/CN2021/100697 2020-08-27 2021-06-17 存储器的调节方法、调节系统以及半导体器件 WO2022041957A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US17/449,573 US11735233B2 (en) 2020-08-27 2021-09-30 Method and system for regulating memory, and semiconductor device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202010880909.6 2020-08-27
CN202010880909.6A CN114121058B (zh) 2020-08-27 2020-08-27 存储器的调节方法、调节系统以及半导体器件

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US17/449,573 Continuation US11735233B2 (en) 2020-08-27 2021-09-30 Method and system for regulating memory, and semiconductor device

Publications (1)

Publication Number Publication Date
WO2022041957A1 true WO2022041957A1 (zh) 2022-03-03

Family

ID=80354158

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2021/100697 WO2022041957A1 (zh) 2020-08-27 2021-06-17 存储器的调节方法、调节系统以及半导体器件

Country Status (3)

Country Link
US (1) US11735233B2 (zh)
CN (1) CN114121058B (zh)
WO (1) WO2022041957A1 (zh)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09265787A (ja) * 1996-03-28 1997-10-07 Nec Corp 不揮発性半導体記憶装置
JPH10105533A (ja) * 1996-09-25 1998-04-24 Matsushita Electron Corp フラッシュメモリ内蔵マイクロコンピュータ
US5978941A (en) * 1995-03-15 1999-11-02 Hitachi, Ltd. Semiconductor memory device having deterioration determining function
JP3942425B2 (ja) * 2001-12-25 2007-07-11 富士通テン株式会社 Ｒｏｍ書込装置
CN103677966A (zh) * 2012-08-31 2014-03-26 研祥智能科技股份有限公司 内存管理方法和系统

Family Cites Families (57)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4806801A (en) 1987-08-27 1989-02-21 American Telephone And Telegraph Company, At&T Bell Laboratories TTL compatible CMOS input buffer having a predetermined threshold voltage and method of designing same
JP3186276B2 (ja) 1992-01-21 2001-07-11 松下電器産業株式会社 温度検知回路およびダイナミック・ランダムアクセス・メモリ装置
US6223311B1 (en) 1995-03-15 2001-04-24 Hitachi, Ltd. Semiconductor memory device having deterioration determining function
JP3557739B2 (ja) 1995-08-10 2004-08-25 株式会社デンソー 基準電圧発生回路
DK136595A (da) 1995-12-01 1997-03-17 Aeromatic Fielder Ag An apparatus and a method for treating particulate materials
US5768189A (en) 1996-03-28 1998-06-16 Nec Corporation Circuitry and method for stabilizing operating characteristics of memory against temperature variations
US6694460B2 (en) 1997-09-11 2004-02-17 Renesas Technology Corporation Semiconductor memory device having deterioration determining function
US6097242A (en) * 1998-02-26 2000-08-01 Micron Technology, Inc. Threshold voltage compensation circuits for low voltage and low power CMOS integrated circuits
JP2002319286A (ja) 2001-04-19 2002-10-31 Hitachi Ltd 不揮発性記憶装置および記憶システム
TW563088B (en) 2001-09-17 2003-11-21 Semiconductor Energy Lab Light emitting device, method of driving a light emitting device, and electronic equipment
US6754120B1 (en) 2003-02-11 2004-06-22 Rambus Inc. DRAM output circuitry supporting sequential data capture to reduce core access times
JP2004288311A (ja) 2003-03-24 2004-10-14 Toshiba Corp 半導体記憶装置及びその制御方法
US6944057B1 (en) 2003-05-06 2005-09-13 Fasl Llc Method to obtain temperature independent program threshold voltage distribution using temperature dependent voltage reference
DE102004005667B4 (de) 2004-02-05 2006-02-09 Infineon Technologies Ag Integrierter Halbleiterspeicher mit temperaturabhängiger Spannungserzeugung und Verfahren zum Betrieb
FR2874734A1 (fr) 2004-08-26 2006-03-03 St Microelectronics Sa Procede de lecture de cellules memoire programmables et effacables electriquement, a precharge anticipee de lignes de bit
DE102004055674A1 (de) 2004-11-18 2006-05-24 Infineon Technologies Ag Vorrichtung und Verfahren zum Beschreiben und/oder Lesen einer Speicherzelle eines Halbleiterspeicher
KR100670683B1 (ko) 2005-03-31 2007-01-17 주식회사 하이닉스반도체 반도체 소자의 데이터 입력 버퍼
JP2006338793A (ja) 2005-06-02 2006-12-14 Toshiba Corp 半導体記憶装置
US7209384B1 (en) * 2005-12-08 2007-04-24 Juhan Kim Planar capacitor memory cell and its applications
KR100655084B1 (ko) 2006-01-17 2006-12-08 삼성전자주식회사 센스앰프 인에이블 회로 및 이를 갖는 반도체 메모리 장치
KR100744131B1 (ko) * 2006-02-21 2007-08-01 삼성전자주식회사 냉온에서 동작 속도가 향상되는 메모리 집적회로 장치
JP4865360B2 (ja) 2006-03-01 2012-02-01 パナソニック株式会社 半導体記憶装置
JP2008004153A (ja) 2006-06-21 2008-01-10 Toshiba Corp 半導体記憶装置
JP5425257B2 (ja) 2006-09-25 2014-02-26 スパンション エルエルシー 温度特性補正回路
JP2008270732A (ja) 2007-03-28 2008-11-06 Renesas Technology Corp 半導体装置
US20080238530A1 (en) 2007-03-28 2008-10-02 Renesas Technology Corp. Semiconductor Device Generating Voltage for Temperature Compensation
JP5303985B2 (ja) 2008-03-27 2013-10-02 富士通セミコンダクター株式会社 半導体記憶装置、半導体記憶装置の動作方法およびメモリシステム
KR100924205B1 (ko) * 2008-05-28 2009-10-29 주식회사 하이닉스반도체 반도체 기억 장치
JP5256512B2 (ja) 2008-06-06 2013-08-07 ルネサスエレクトロニクス株式会社 半導体記憶装置
JP2011028827A (ja) 2009-06-25 2011-02-10 Toshiba Corp 半導体記憶装置
US8619477B2 (en) 2010-07-20 2013-12-31 Taiwan Semiconductor Manufacturing Company, Ltd. Two-port SRAM write tracking scheme
US8422272B2 (en) 2010-08-06 2013-04-16 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and driving method thereof
EP2444406A1 (en) 2010-10-07 2012-04-25 L'Air Liquide Société Anonyme pour l'Etude et l'Exploitation des Procédés Georges Claude Metal compounds for deposition of chalcogenide films at low temperature
US8542537B2 (en) 2011-04-29 2013-09-24 Spansion Llc Method and apparatus for temperature compensation for programming and erase distributions in a flash memory
CN103474093B (zh) 2012-06-07 2016-08-03 中芯国际集成电路制造(上海)有限公司 控制灵敏放大器开启的追踪电路和采用追踪电路的sram
WO2014192153A1 (ja) * 2013-05-31 2014-12-04 株式会社日立製作所 半導体装置
JP6424448B2 (ja) 2014-03-28 2018-11-21 株式会社ソシオネクスト 半導体記憶装置
TWI541810B (zh) 2014-04-21 2016-07-11 群聯電子股份有限公司 資料寫入方法、記憶體控制電路單元與記憶體儲存裝置
US9330790B2 (en) 2014-04-25 2016-05-03 Seagate Technology Llc Temperature tracking to manage threshold voltages in a memory
US9559665B2 (en) 2015-06-30 2017-01-31 Stmicroelectronics International N.V. Ultra-low voltage temperature threshold detector
CN105677593B (zh) 2016-01-11 2018-09-28 福州瑞芯微电子股份有限公司 芯片存储器写操作时序路径自适应调节方法及装置
JP2017174484A (ja) 2016-03-25 2017-09-28 ルネサスエレクトロニクス株式会社 半導体記憶装置
CN107358976A (zh) 2016-05-10 2017-11-17 北京兆易创新科技股份有限公司 一种非易失性存储器的编程方法及非易失性存储器
CN205845518U (zh) 2016-05-10 2016-12-28 北京兆易创新科技股份有限公司 一种非易失性存储器
KR20180043924A (ko) 2016-10-21 2018-05-02 에스케이하이닉스 주식회사 메모리 장치 및 메모리 컨트롤러를 포함하는 메모리 시스템
CN108109646A (zh) 2016-11-24 2018-06-01 北京兆易创新科技股份有限公司 一种存储单元的编程方法及装置
JP2018116755A (ja) 2017-01-19 2018-07-26 東芝メモリ株式会社 半導体記憶装置
CN107393577B (zh) 2017-08-21 2018-06-08 睿力集成电路有限公司 应用于半导体存储器的zq校准控制
US11037622B2 (en) * 2017-11-24 2021-06-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and dynamic logic circuit
JP7221215B2 (ja) 2017-12-06 2023-02-13 株式会社半導体エネルギー研究所 記憶装置
DE112018006639T5 (de) 2017-12-27 2020-09-10 Semiconductor Energy Laboratory Co., Ltd. Speichervorrichtung
US10957365B2 (en) 2018-08-31 2021-03-23 Micron Technology, Inc. Setting local power domain timeout via temperature sensor systems and methods
US10679714B2 (en) * 2018-09-12 2020-06-09 Nxp B.V. ROM cell with transistor body bias control circuit
KR102510497B1 (ko) * 2018-09-17 2023-03-16 삼성전자주식회사 누설 전류를 감소시키기 위한 메모리 장치
KR102627994B1 (ko) 2018-10-04 2024-01-22 삼성전자주식회사 비휘발성 메모리 장치의 센싱 회로, 이를 포함하는 비휘발성 메모리 장치 및 비휘발성 메모리 장치의 동작 방법
KR102571616B1 (ko) 2018-12-06 2023-08-29 에스케이하이닉스 주식회사 슈도 극저온 온도 센싱부 및 전압 공급부를 갖는 슈도 극저온용 반도체 소자 및 반도체 스택
US11443819B2 (en) 2020-07-24 2022-09-13 Taiwan Semiconductor Manufacturing Company, Ltd. Memory device, integrated circuit device and method

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5978941A (en) * 1995-03-15 1999-11-02 Hitachi, Ltd. Semiconductor memory device having deterioration determining function
JPH09265787A (ja) * 1996-03-28 1997-10-07 Nec Corp 不揮発性半導体記憶装置
JPH10105533A (ja) * 1996-09-25 1998-04-24 Matsushita Electron Corp フラッシュメモリ内蔵マイクロコンピュータ
JP3942425B2 (ja) * 2001-12-25 2007-07-11 富士通テン株式会社 Ｒｏｍ書込装置
CN103677966A (zh) * 2012-08-31 2014-03-26 研祥智能科技股份有限公司 内存管理方法和系统

Also Published As

Publication number Publication date
CN114121058A (zh) 2022-03-01
US20220068320A1 (en) 2022-03-03
US11735233B2 (en) 2023-08-22
CN114121058B (zh) 2023-08-29

Similar Documents

Publication Publication Date Title
US7593257B2 (en) Memory
US9047927B2 (en) Semiconductor device latching data signal in response to strobe signal and information processing system including the same
US10481015B2 (en) Temperature sensors
US20210335258A1 (en) Method for driving display panel and display device
US11656646B2 (en) Managing reference voltages in memory systems
WO2022042100A1 (zh) 存储器的调节方法、调节系统以及半导体器件
US8351279B2 (en) SRAM bitcell data retention control for leakage optimization
US20230132411A1 (en) Devices, chips, and electronic equipment for computing-in-memory
US9496022B2 (en) Semiconductor device including power management unit for refresh operation
US9792979B1 (en) Process, voltage, and temperature tracking SRAM retention voltage regulator
US10678283B2 (en) Voltage compensation circuit including low dropout regulators and operation method thereof
WO2022041957A1 (zh) 存储器的调节方法、调节系统以及半导体器件
WO2022042023A1 (zh) 存储器的调节方法、调节系统以及半导体器件
WO2022042099A1 (zh) 存储器的调节方法、调节系统以及半导体器件
US11984190B2 (en) Method and system for adjusting memory, and semiconductor device
US9263099B2 (en) Semiconductor memory device for reducing standby current
US11450355B1 (en) Semiconductor memory with temperature dependence

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 21859801

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 21859801

Country of ref document: EP

Kind code of ref document: A1